Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices

Information

  • Patent Grant
  • 10153243
  • Patent Number
    10,153,243
  • Date Filed
    Wednesday, April 26, 2017
    7 years ago
  • Date Issued
    Tuesday, December 11, 2018
    5 years ago
Abstract
Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices are disclosed. A method of forming a device includes forming a conductive trace over a first substrate, the conductive trace having first tapering sidewalls, forming a conductive bump over a second substrate, the conductive bump having second tapering sidewalls and a first surface distal the second substrate, and attaching the conductive bump to the conductive trace via a solder region. The solder region extends from the first surface of the conductive bump to the first substrate, and covers the first tapering sidewalls of the conductive trace. The second tapering sidewalls of the conductive bump are free of the solder region.
Description
BACKGROUND

Semiconductor devices are used in a variety of electronic applications, such as personal computers, cell phones, digital cameras, and other electronic equipment, as examples. Semiconductor devices are typically fabricated by sequentially depositing insulating or dielectric layers, conductive layers, and semiconductive layers of material over a semiconductor substrate, and patterning the various material layers using lithography to form circuit components and elements thereon.


Dozens or hundreds of integrated circuits are typically manufactured on a single semiconductor wafer. The individual dies are singulated by sawing the integrated circuits along a scribe line. The individual dies are then packaged separately, in multi-chip modules, or in other types of packaging, for example.


The semiconductor industry continues to improve the integration density of various electronic components (e.g., transistors, diodes, resistors, capacitors, etc.) by continual reductions in minimum feature size, which allow more components to be integrated into a given area. These smaller electronic components also require smaller packages that utilize less area than packages of the past, in some applications.


One type of packaging for semiconductor devices is referred to as a bump-on-trace (BOT) package. Conductive bumps are formed on dies of a semiconductor wafer, and the dies are singulated. The dies or “flip chips” are attached or soldered to traces on the BOT packages using a solder reflow process.





BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present disclosure, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:



FIG. 1 is a cross-sectional view of a portion of a packaged semiconductor device in accordance with some embodiments of the present disclosure;



FIGS. 2 through 7 are cross-sectional views of a portion of a semiconductor device at various stages of manufacturing in accordance with some embodiments;



FIG. 8 is a cross-sectional view of a portion of a packaged semiconductor device in accordance with some embodiments;



FIG. 9 is a top view of a portion of a packaged semiconductor device in accordance with some embodiments;



FIGS. 10 through 12 are cross-sectional views of a portion of a semiconductor device at various stages of manufacturing in accordance with some embodiments;



FIG. 13 is a cross-sectional view of a portion of a packaged semiconductor device in accordance with some embodiments of the present disclosure; and



FIG. 14 is a flow chart of method of manufacturing a semiconductor device in accordance with some embodiments.





Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the embodiments and are not necessarily drawn to scale.


DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of some of the embodiments of the present disclosure are discussed in detail below. It should be appreciated, however, that the present disclosure provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the disclosure, and do not limit the scope of the disclosure.


Novel semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices and packaging methods will be described herein.


Referring first to FIG. 1, there is shown a cross-sectional view of a portion of a packaged semiconductor device 100 in accordance with some embodiments of the present disclosure. The packaged semiconductor device 100 includes a semiconductor device 170 that is attached to a semiconductor device 140. Semiconductor device 170 includes a conductive bump 130 formed thereon, and semiconductor device 140 includes a plurality of conductive traces 112a, 112b, and 112c formed thereon. Only one conductive bump 130 is shown in the drawings; however, a plurality of conductive bumps 130 is formed on a surface of the semiconductor device 170, not shown. The conductive bumps 130 of semiconductor device 170 are attached to one of the conductive traces 112b of semiconductor device 140 by a solder joint 136.


In accordance some embodiments of the present disclosure, the conductive traces 112a, 112b, and 112c of semiconductor device 140 have tapered sidewalls 114a, 114b, and 114c, respectively. In accordance with some embodiments, the conductive bumps 130 of semiconductor device 170 also have tapered sidewalls 132. In other embodiments, the conductive bumps 130 have substantially vertical sidewalls 134, shown in phantom (e.g., shown in dashed lines).


Semiconductor device 140 includes a substrate 110. The conductive traces 112a, 112b, and 112c are formed on a top surface of the substrate 110. The semiconductor device 140 may include other material layers, to be described further herein.


Semiconductor device 170 also includes a substrate 120. A conductive pad 122 comprising A1 or other conductive materials is formed within an insulating material layer 124 disposed on the substrate 120. The conductive pads 122 comprise a portion of a redistribution layer (RDL) in some embodiments, for example. An insulating material layer 126 is disposed on insulating material layer 124 and portions of the conductive pads 122. Insulating material layers 124 and 126 are passivation layers comprised of a dielectric material, such as silicon dioxide, silicon nitride, a polymer, other insulators, or combinations or multiple layers thereof, as examples. A stress buffer layer 128 comprised of a polyimide material or other insulating material is disposed on the insulating material layer 126.


Conductive bumps 130 comprising tapered sidewalls 130 may be formed over portions of the contact pads 122 and the stress buffer layer 128, using a method described in U.S. patent application Ser. No. 13/449,078, filed on Apr. 17, 2012 and entitled, “Conical-shaped or Tier-Shaped Pillar Connections,” which is incorporated herein by reference. Alternatively, the conductive bumps 130 may be formed using other methods, and the conductive bumps 130 may have substantially vertical sidewalls. Conductive bumps 130 may include a layer of solder formed thereon. The semiconductor device 170 is inverted or ‘flipped’, and the semiconductor device 170 is then attached to semiconductor device 140, aligning the conductive bumps 130 with the solder formed thereon to one of the conductive traces 112b of semiconductor device 140. A solder reflow process is used to melt the solder on the conductive bumps 130, and after the solder cools, a solder joint 136 is formed between the conductive bump 130 and the conductive trace 112b, which electrically and mechanically connects semiconductor device 170 to semiconductor device 140.


In some embodiments, the conductive bumps 130 comprise a material stack. The material stack of the conductive bumps 130 may comprise a Cu pillar/solder, Cu pillar/Ni/solder, Cu pillar/Au/solder, Cu pillar/Pd/solder, Cu pillar/Ti/solder, other material stack combinations, or multiple layers or combinations thereof, in some embodiments. If the material stack of the conductive bumps 130 includes solder, the solder may comprise tin, silver, lead-free tin, copper, other materials, or multiple layers or combinations thereof in some embodiments. Alternatively, the conductive bumps 130 may comprise other materials.


In some embodiments, the conductive bumps 130 do not include solder. The solder joint 136 may be formed in these embodiments by forming solder balls at predetermined locations along the conductive trace 112b or by applying solder when attaching the semiconductor device 170 to semiconductor device 140. In some embodiments, a solder-less direct bonding method may comprise three processing steps: first, cleaning the pillar (the conductive bump 130) top surface; second, pillar-pillar or pillar-conductive trace alignment; and third, a permanent bonding process. An additional batch annealing step can then be used to increase the bonding strength. The solder joint 136 may be formed using a non-wetting solder process in some embodiments, for example. The non-wetting solder process reduces a bridging potential of the solder joint 136 to an adjacent conductive trace 112a or 112c, in some embodiments.


In some embodiments, the solder joint 136 comprises Sn, SnAg, SnPb, SnAgCu, SnAgZn, SnZn, SnBi—In, Sn—In, Sn—Au, SnCu, SnZnIn, or SnAgSb, as examples. Alternatively, the solder joint 136 may comprise other materials.


In some embodiments, semiconductor device 140 comprises a bump-on-trace (BOT) packaging device, and semiconductor device 170 comprises an integrated circuit die. The packaged semiconductor device 100 comprises an integrated circuit die 170 packaged using the BOT packaging device 140 in these embodiments. In other embodiments, semiconductor device 140 or 170 may include a substrate 110 or 120, respectively, that comprises an integrated circuit die, an interposer, a packaging device, a printed circuit board (PCB), a high-density interconnect, an organic substrate, a ceramic substrate, or a bump-on-trace (BOT) package, as examples. Alternatively, the substrates no and 120 may comprise other types of devices.


The packaged semiconductor device 100 illustrated in FIG. 1 is advantageous in some embodiments because the distances between the corners (i.e., the corner edges) of the neighboring conductive traces 112a and 112c and conductive bump 130 is minimized. For example, dimension d1 illustrates a distance between a corner edge of an adjacent conductive trace 112c having a conventional vertical sidewall 116c (illustrated in phantom or by dashed lines) and a corner edge of a conductive bump 130 having a vertical sidewall 134 (also illustrated in phantom). Dimension d1 comprises about 10.0 μm to 17.5 μm for an under-bump 130 pitch of about 80 μm in some embodiments, as an example. Alternatively, dimension d1 may comprise other values.


Dimension d2 illustrates a distance between a corner edge of an adjacent conductive trace 112a having a tapered sidewall 114a and a corner edge of a conductive bump 130 having a tapered sidewall 132. Dimension d2 comprises dimension d1+ about (3 μm to 10 μm) in some embodiments, as an example. Dimension d2 may comprise about 13 μm to 27.5 μm in some embodiments, for example. Alternatively, dimension d2 may comprise other values. Dimension d2 is greater than dimension d1, which provides an increased clearance that reduces the likelihood of unwanted bridging and shorts forming between the solder joint 136 and neighboring conductive traces 112a and 112c. Furthermore, the increased distance comprising dimension d2 provides the ability to place the conductive traces 112a, 112b, and 112c more closely together in some embodiments, providing a more aggressive conductive trace 112 (i.e., conductive traces 112a, 112b, and 112c) spacing rule. Further advantages are also provided by embodiments of the present disclosure, to be described further herein.



FIGS. 2 through 7 are cross-sectional views illustrating a portion of a semiconductor device 140 including the conductive traces 112 comprising tapered sidewalls 114 at various stages of manufacturing in accordance with some embodiments. To manufacture the semiconductor device, first, a substrate 110 is provided. The substrate 110 may include a semiconductor substrate comprising silicon or other materials and may be covered by an insulating layer, for example. The substrate 110 may include active or passive components or circuits, not shown. The substrate 110 may comprise silicon oxide over single-crystal silicon, for example. The substrate 110 may include conductive layers or semiconductor elements, such as transistors, diodes, resistors, capacitors, inductors, etc. Compound semiconductors, GaAs, InP, Si/Ge, or SiC, as examples, may be used in place of silicon. The substrate 110 may comprise a silicon-on-insulator (SOI) or a germanium-on-insulator (GOI) substrate, as examples.


A seed layer 142 is formed over the substrate 110 in some embodiments. The seed layer 142 may be formed using a sputter process or other deposition methods, for example. In some embodiments, the seed layer 142 comprises Cu or a Cu alloy having a thickness of about 1,000 to 3,000 Angstroms, for example. Alternatively, the seed layer 142 may comprise other materials and dimensions, and the seed layer 142 may not be included.


A layer of photoresist 144 is formed over the seed layer 142. The photoresist 144 comprises a negative photoresist in some embodiments, although alternatively, a positive photoresist may be used. The photoresist 144 comprises a layer of resist having a gradient absorption of a predetermined spectrum of energy, in some embodiments. The photoresist 144 includes an absorption material in some embodiments, to be described further herein.


Next, the photoresist 144 is exposed using a lithography process, as illustrated in FIG. 3. The photoresist 144 is exposed to energy 148 comprising radiation or light, as examples, that is reflected from or through a lithography mask 146 comprising a desired pattern formed thereon. A lithography mask 146 comprising a binary mask is illustrated in FIG. 3, as an example. Other types of masks 146 may alternatively be used. A direct patterning method may alternatively be used to pattern the photoresist 144, as another example.


The photoresist 144 is then developed, and exposed portions (or unexposed portions, if a positive photoresist is used) are ashed or etched away, leaving patterns 150 in the photoresist 144, as shown in FIG. 4. The patterns 150 are larger at a bottom portion of the photoresist 144 proximate the substrate 110 (e.g., proximate the seed layer 142) than at a top portion of the photoresist 144 opposite the bottom portion of the photoresist 144. The patterns 150 comprise a trapezoidal shape in a cross-sectional view in some embodiments, for example. The patterns 150 comprise tapered sidewalls. In some embodiments, the sidewalls of the patterns 150 may comprise a stair-shape or ladder shape (see sidewalls 151 shown FIG. 11 in phantom).


Referring next to FIG. 5, a conductive material 152 is formed within the patterns 150 in the photoresist 144. The conductive material 152 is formed using a plating process in some embodiments. The plating process may comprise electroplating, electroless plating, or the like. Alternatively, the conductive material 152 may be formed using a deposition process or other methods. The conductive material 152 conforms to the shape of the patterns 150 in the photoresist 144 and thus, also has tapered sidewalls, stair-shaped sidewalls, or ladder shaped sidewalls.


As an example, in some embodiments, an electroplating process is used to form the conductive material 152, wherein a wafer including the substrate 110 is submerged or immersed in an electroplating solution. The wafer surface is electrically connected to a negative side of an external direct current (DC) power supply such that the wafer functions as a cathode in the electroplating process. A solid conductive anode, such as a copper anode, is also immersed in the electroplating solution and is attached to a positive side of the DC power supply. Atoms from the anode are dissolved into the solution, from which the cathode (e.g., the wafer) acquires, thereby plating the exposed conductive areas of the wafer, e.g., exposed portions of the seed layer 142 within the openings 150 in the layer of photoresist 144.


The photoresist 144 is then removed, as shown in FIG. 6. Exposed portions of the seed layer 142 residing over the substrate 110 are removed using an etch process suitable for the material of the seed layer 142, as shown in FIG. 7. The exposed portions of the seed layer 142 may be removed by, for example, a wet etching process. The conductive traces 112 comprise the seed layer 142 and the conductive material 152.


The seed layer 142 and/or the conductive material 152 of the conductive traces 112 may comprise copper, aluminum, tungsten, nickel, palladium, gold, or combinations or multiple layers thereof, in some embodiments. For example, the seed layer 142 and/or the conductive material 152 may comprise substantially pure copper, aluminum copper, combinations thereof, or other metallic materials such as tungsten, nickel, palladium, gold, and/or alloys thereof. The seed layer 142 and the conductive material 152 of the conductive traces 112 comprise a total height or thickness of about 10 to 35 μm in some embodiments, for example. Alternatively, the conductive traces 112 may comprise other materials and dimensions. The conductive traces 112 comprise tapered sidewalls 114.


A more detailed view of a conductive trace 112 coupled to a conductive bump 130 comprising tapered sidewalls 132 by a solder joint 136 is shown in FIG. 8, which is a cross-sectional view of a portion of a packaged semiconductor device 100 in accordance with some embodiments. An angle α of the tapered sidewalls 114 with respect to a top surface of the substrate comprises about 75° to 89° in some embodiments, for example. In some embodiments, the angle α of the tapered sidewalls 114 comprises about 80°. Alternatively, the angle α of the tapered sidewalls 114 of the conductive traces 112 may comprise other dimensions.


The conductive trace 112 comprises sidewalls 114 that taper downwardly from a top surface to a bottom surface of the conductive trace 112 on at least two sides. The conductive trace 112 comprises a bottom region 156 proximate the substrate 110 and a top region 158 opposite (e.g., disposed above or over) the bottom region 156. The bottom region 156 comprises a width comprising dimension d3, and the top region 158 comprises a width comprising dimension d4. Dimension d3 comprises about 10 μm to 25 μm in some embodiments, as an example. Dimension d4 comprises about 7.5 μm to 24.25 μm in some embodiments, as an example. Alternatively, dimensions d3 and d4 may comprise other values.


Dimension d3 is greater than dimension d4 in some embodiments; i.e., the width of the bottom region 156 is greater than the width of the top region 158 of the conductive trace 112. The width comprising d4 of the top region 158 is about 0.75 to 0.97 times the width comprising dimension d3 of the bottom region 156 in some embodiments, as an example. A ratio of the top region 158 width d4 to the bottom region 156 width d3 comprises a range between about 0.75 to 0.97, for example. The ratio of the top region 158 to the bottom region 156 may be adjusted for a particular purpose or application. For example, the ratio of d4 to d3 may comprise about 0.5 to 0.99 in some embodiments. Alternatively, dimensions d3 and d4 may comprise other relative values.


The conductive trace 112 comprises a trapezoidal shape in a cross-sectional view in some embodiments. Alternatively, the conductive trace 112 may comprise other shapes, in other embodiments.



FIG. 8 also illustrates relative dimensions of the bottom surface of the conductive bump 130 comprising dimension d5 and the top portion of the conductive trace 112 comprising dimension d4. A bottom surface of the conductive bump 130 is coupled to the top surface (or top surface of the top portion) of the conductive trace 112 by the solder joint 136. Dimension d5 comprising the width of the bottom surface of the conductive bump 130 is greater than dimension d4 comprising the width of the top portion 158 of the conductive trace 112 in some embodiments, for example. Dimension d5 comprises about 15 μm to 45 μm in some embodiments, as an example. Alternatively, dimension d5 may comprise other values.


A metal oxide 154 is formed on sidewalls 132 of the conductive bump 130 in some embodiments, also shown in FIG. 8. The metal oxide 154 comprises copper oxide in some embodiments, although alternatively, the metal oxide 154 may comprise other materials. The metal oxide 154 may comprise a material of the conductive bump 130 combined with oxygen in some embodiments, as another example. The metal oxide 154 comprises a thickness of about 10 Angstroms to 1,000 Angstroms, as an example. Alternatively, the metal oxide 154 may comprise other dimensions. The metal oxide 154 is advantageous in some embodiments, e.g., wherein a molding compound and/or underfill material 159 (shown in phantom in FIG. 8) is applied between semiconductor device 140 and semiconductor device 170. The molding compound and/or underfill material 159 is later dispensed or formed between the substrate 110 of semiconductor device 140 and the substrate 120 of semiconductor device 170 in some embodiments. In other embodiments, the molding compound and/or underfill material 159 is not included. The metal oxide 154 improves adhesion of the conductive bump 130 to the molding compound and/or underfill material 159 in some embodiments, preventing or reducing potential delamination problems of the packaged semiconductor device 100.



FIG. 9 is a top view of a portion of a packaged semiconductor device 100 in accordance with some embodiments. Examples of possible shapes of the conductive bumps 130a, 130b, 130c, 130d, 130e, 130f, 130g, 130h, 130i, and 130j in a top view in accordance with some embodiments are shown. The conductive bumps 130a, 130b, 130c, 130d, 130e, 130f, 130g, 130h, 130i, and 130j are shown disposed over a plurality of conductive traces 112. Some conductive bumps 130a may be circular in the top view, and other conductive bumps 130b may be octagon-shaped. Other conductive bumps 130c may be rectangular, and other conductive bumps 130d may be capsule-shaped. Some conductive bumps 130e may be oval or elliptical in a top view, and other conductive bumps 130f may be barrel-shaped. Some conductive bumps 130g may be trapezoidal-shaped, while other conductive bumps 130h may comprise greater than four sides arranged in geometric patterns, such as a hexagon, for example. Some conductive bumps 130i may be diamond-shaped in a top view, and other conductive bumps 130j may be dumbbell shaped. One or more of the conductive bumps 130 (e.g., conductive bumps 130a, 130b, 130c, 130d, 130e, 130f, 130g, 130h, 130i, and 130j described herein) may comprise these and other alternative shapes, such as ladder-shaped, asymmetrically-shaped, or symmetrically-shaped, as additional examples, not shown.



FIGS. 10 through 12 are cross-sectional views of a portion of a semiconductor device 140 at various stages of manufacturing in accordance with some embodiments. FIG. 10 illustrates energy 148 transmitting past blocked regions 160 and through openings 161 of a lithography mask 146. FIG. 10 also illustrates an effect of the exposure energy 148′ within the photoresist 144. The layer of photoresist 144 includes an absorption material. In some embodiments, the absorption material comprises one or more dyes that are added to the material of the photoresist 144. The absorption material may comprise a modification of a chemical bond structure of a photo active component (PAC) of the photoresist 144. The absorption material achieves an absorption of a predetermined spectrum for the photoresist 144, for example. The exposure 162 of the photoresist 144 comprises a gradient intensity absorption, exposing more of the photoresist 144 proximate a top portion of the photoresist 144 than proximate a bottom portion of the photoresist 144. When the photoresist 144 is developed, a greater amount of the photoresist 144 is left remaining in the top portion of the photoresist 144 than in the bottom portion, as shown in FIG. 11, forming patterns 150 comprising an anti-ladder shape. The patterns 150 in the photoresist 144 may comprise gradually and evenly tapered sidewalls, or alternatively, the patterns 150 may comprise stair-shaped or ladder shaped sidewalls 151, as shown in phantom. Alternatively, the sidewalls of the patterns 150 may comprise other shapes.


Only one layer of photoresist 144 is shown in the drawings. Alternatively, the novel tapered profile of the conductive traces 112 may be achieved by any suitable technique, such as the use of multiple photoresist layers 144 with different patterning properties and one or more exposures, diffusion techniques, image reversal processes, multiple exposures using different masks, and/or the like, as examples.



FIG. 12 illustrates a conductive trace 112 comprising the tapered sidewalls 114 formed in the pattern 150 of the photoresist 144 shown in FIG. 11. The conductive trace 112 extends in and out of the paper in the view shown by a predetermined amount, such as a few μm to several mm, for example, which is also illustrated in the top view in FIG. 9. In accordance with some embodiments of the present disclosure, each conductive trace 112 includes a bottom region 156 having a width d3 and a top region 158 having a width d4, wherein width d4 is less than width d3. The conductive traces 112 extend lengthwise by an amount (not labeled in the drawings; see the lengthwise extensions of the conductive traces 112 in the top view shown in FIG. 9) that is greater than dimension d3 in some embodiments, for example. The conductive trace 112 may comprise sidewalls 115 comprising a stair-step or ladder shape, as shown in phantom, in some embodiments. Alternatively, the conductive trace 112 sidewalls may comprise other shapes.



FIG. 13 is a cross-sectional view of a portion of a packaged semiconductor device 100 in accordance with some embodiments of the present disclosure. The conductive bumps 130′ comprise vertical sidewalls 134 in the embodiments shown. Dimension d6 illustrates a distance between a top corner edge of conductive trace 112a having tapered sidewalls 114a and a bottom corner edge of conductive bump 130′ having the vertical sidewalls 134. Dimension d6 is greater than dimension d1, which is the distance between the bottom corner edge of conductive bump 130′ and a conventional conductive trace 112c having vertical sidewalls 116c, illustrated in phantom. Dimension d6 comprises dimension d1+ about (1.5 μm to 5 μm) in some embodiments, as an example. Dimension d6 comprises about 11.5 μm to 22.5 μm in some embodiments, for example. Alternatively, dimension d6 may comprise other values. Thus, implementing the conductive traces 112a, 112b, and 112c in a packaging system having conductive bumps 130′ with vertical sidewalls 134 advantageously decreases the potential of bridging between the solder joint 136 and adjacent conductive traces 112a and 112c.



FIG. 14 is a flow chart 180 illustrating a method of manufacturing a semiconductor device 140 (shown in FIGS. 2 through 7) in accordance with some embodiments. In step 182, a substrate 110 is provided and in step 184, a layer of photoresist 144 is formed over the substrate 110 (shown in FIG. 2). In step 186, patterns 150 are formed in the layer of photoresist 144, wherein each pattern is larger at a bottom portion than at a top portion of the layer of photoresist 144 (shown in FIGS. 3 and 4). In step 188, conductive traces 112 are formed in the patterns 150 in the layer of photoresist 144 (shown in FIG. 5). In step 190, the layer of photoresist 144 is removed (shown in FIG. 6).


Some embodiments of the present disclosure include methods of forming semiconductor devices 140, and also include semiconductor devices 140 manufactured using the methods described herein. Some embodiments of the present disclosure also include packaged semiconductor devices 100 that have been packaged using the novel semiconductor devices 140 and methods of manufacture thereof described herein.


Advantages of some embodiments of the disclosure include providing novel packaged semiconductor devices 100 having an increased distance d2 or d6 between conductive bumps 130 or 130′, respectively, and conductive trace 112a (see FIGS. 1 and 13, respectively) corner edges on two semiconductor devices 140 and 170 that are packaged together. The increased and enlarged amount of space between conductive bumps 130 or 130′ and adjacent or neighboring conductive traces 112a and 112c reduces or prevents bridging of the solder joint 136 with adjacent conductive traces 112a and 112c, improving yields. A wider bridge window between the solder joint 136 and adjacent conductive traces 112 is provided. Peeling of the conductive traces 112, 112a, 112b, and 112c away from the substrate 110 is also reduced or prevented by the novel structures and methods described herein.


Implementing conductive traces 112 with tapered sidewalls 114 and conductive bumps 130 with tapered sidewalls 132 in a packaging system avoids the need to reduce conductive trace 112 line-widths and/or the need to reduce the conductive bump 130 dimensions proximate the substrates no and 120, respectively. Rather, the widths of the tapered tips of the conductive traces 112 and conductive bumps 130 can be reduced while maintaining the dimension or widths of the conductive traces 112 and conductive bumps 130 proximate the substrates no and 120. In other embodiments, the conductive traces 112 and conductive bumps 130 or 130′ can advantageously be placed closer together to achieve a smaller conductive trace 112 spacing design rule.


More robust design windows for insulating material layer delamination and conductive trace 112 peeling issues are obtainable by implementing the tapered conductive traces 112 described herein. Insulating material layers of the substrates no and/or 120 may include low dielectric constant (k) materials having a dielectric constant of about 3.9 or less or extreme low k (ELK) materials having a dielectric constant of about 2.5 or less, which can have delamination issues in some applications, for example.


In some embodiments, the metal oxide 154 (see FIG. 8) included on sidewalls of the conductive bumps 130 and/or 130′ provides improved adhesion capability of the conductive bumps 130 or 130′ with a subsequently deposited molding compound and/or underfill material 159.


The semiconductor device 100 comprises a BOT flip chip chip scale package (FCCSP) with improved yields in some embodiments. In some embodiments, the conductive traces 112 are ladder-shaped and are bonded to ladder-shaped conductive bumps 130. In other embodiments, the conductive traces 112 are ladder-shaped and are bonded to conductive bumps 130′ with substantially vertical sidewalls. The bottom semiconductor device 140 comprises a flip chip BOT package in some embodiments.


The relatively wide base dimension of the bottom region 156 of the novel conductive traces 112 may reduce current density, and the narrower top region 158 of the conductive traces 112 may reduce the probability of misalignment when coupling semiconductor device 140 to another semiconductor device 170 in some embodiments. The novel semiconductor device 140 structures and designs described herein are advantageously easily implementable in manufacturing and packaging process flows.


A ratio of dimension d1 (the distance between a corner edge of an adjacent conductive trace 112c having a conventional vertical sidewall 116c and a corner edge of a conductive bump 130 having a vertical sidewall 134; see FIG. 1) to dimension d3 (the width of the bottom region 156 of a conductive trace 112; see FIG. 8) comprises about 0.7 to 1.0. Advantageously, implementing conductive traces 112 having tapered sidewalls in accordance with embodiments of the present disclosure increases this ratio. For example, a ratio of dimension d6 (the distance between a top corner edge of conductive trace 112a having tapered sidewalls 114a and a bottom corner edge of conductive bump 130′ having vertical sidewalls 134; see FIG. 13) to dimension d3 comprises about 0.9 to 1.15 in accordance with some embodiments. Implementing both conductive traces 112 having tapered sidewalls and also conductive bumps 130 having tapered sidewalls 132 in accordance with embodiments of the present disclosure further increases the ratio. For example, a ratio of dimension d2 (the distance between a corner edge of an adjacent conductive trace 112a having a tapered sidewall 114a and a corner edge of a conductive bump 130 having a tapered sidewall 132; see FIG. 1) to dimension d3 comprises about 1.1 to 1.3. The larger the ratio, the less likely it is that bridging will occur between the solder joint 136 and adjacent conductive traces 112a and 112c. The ratio of the corner-to-corner distance between a conductive bump 130 or 130′ and an adjacent conductive trace 112, 112a, or 112c to dimension d3 is greater than about 1.0 in accordance with some embodiments, as another example.


In accordance with some embodiments of the present disclosure, a semiconductor device includes a substrate and a plurality of conductive traces disposed over the substrate. Each of the plurality of conductive traces comprises a bottom region proximate the substrate and a top region disposed opposite the bottom region. The top region comprises a first width and the bottom region comprises a second width. The second width is greater than the first width.


In accordance with other embodiments, a method of manufacturing a semiconductor device includes providing a substrate, forming a layer of photoresist over the substrate, and forming a plurality of patterns in the layer of photoresist. Each of the plurality of patterns is larger at a bottom portion proximate the substrate than at a top portion opposite the bottom portion. The method includes forming a plurality of conductive traces in the plurality of patterns in the layer of photoresist, and removing the layer of photoresist.


In accordance with other embodiments, a packaged semiconductor device includes a first substrate including a plurality of conductive bumps disposed thereon, and a second substrate including a plurality of conductive traces disposed thereon. Each of the plurality of conductive traces includes a bottom region proximate the second substrate, a top region opposite the bottom region, and tapered sidewalls. The top region comprises a first width, and the bottom region comprises a second width. The second width is greater than the first width. Each of the plurality of conductive bumps is coupled to a top surface of one of the plurality of conductive traces by a solder joint.


Although some embodiments of the present disclosure and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the disclosure as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present disclosure. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims
  • 1. A method of manufacturing a semiconductor device, the method comprising: forming a layer of photoresist over a first substrate;patterning a plurality of patterns in the layer of photoresist, wherein each of the plurality of patterns has a first sidewall and a second sidewall opposing the first sidewall, wherein each of the first sidewall and the second sidewall comprises a plurality of stair-shapes;forming a plurality of conductive traces in the plurality of patterns in the layer of photoresist, each of the plurality of conductive traces having a bottom region proximate the first substrate and a top region opposite the bottom region, wherein the top region of each of the plurality of conductive traces comprises a first width, wherein the bottom region of each of the plurality of conductive traces comprises a second width, and wherein the second width is greater than the first width;removing the layer of photoresist; andattaching a conductive bump disposed over a second substrate to a first one of the plurality of conductive traces via a solder joint, the conductive bump having tapering sidewalls, the solder joint extending from a first surface of the conductive bump distal the second substrate to the first substrate, the first surface of the conductive bump being spaced apart from the first one of the plurality of conductive traces, the tapering sidewalls of the conductive bump being free of the solder joint.
  • 2. The method of claim 1, wherein forming the layer of photoresist comprises forming the layer of photoresist having a gradient absorption of a predetermined spectrum of energy.
  • 3. The method of claim 2, wherein the layer of photoresist comprises a negative photoresist including an absorption material.
  • 4. The method of claim 1, wherein forming the plurality of conductive traces comprises forming the plurality of conductive traces having sloped sidewalls, wherein each of the sloped sidewalls comprises a plurality of stair-shapes.
  • 5. The method of claim 1, wherein forming the plurality of conductive traces comprises a plating process.
  • 6. The method of claim 1, wherein the first width is about 0.75 to 0.97 times the second width.
  • 7. The method of claim 1, wherein an angle between an upper surface of the first substrate and a sidewall of one of the plurality of conductive traces is between about 75° and about 89°.
  • 8. The method of claim 1, further comprising forming a metal oxide over the tapering sidewalls of the conductive bump.
  • 9. The method of claim 1, wherein the layer of photoresist includes an absorption material comprising one or more dyes, wherein the absorption material modifies a chemical bond structure of a photo active component of the layer of photoresist.
  • 10. A method of forming a device, the method comprising: forming a conductive trace over a first substrate, the conductive trace having first tapering sidewalls, each of the first tapering sidewalls having a ladder-shape that comprises a plurality of stair-shapes;forming a conductive bump over a second substrate, the conductive bump having second tapering sidewalls and a first surface distal the second substrate; andattaching the conductive bump to the conductive trace via a solder region, the solder region extending from the first surface of the conductive bump to the first substrate, the first surface of the conductive bump being separated from the conductive trace by the solder region, the solder region covering the first tapering sidewalls of the conductive trace, and the second tapering sidewalls of the conductive bump being free of the solder region.
  • 11. The method of claim 10, wherein forming the conductive trace comprises: forming a mask layer over the first substrate;patterning the mask layer to form an opening in the mask layer, a width of the opening increasing as the opening extends from an upper surface of the mask layer into the mask layer; andfilling the opening with a conductive material to form the conductive trace.
  • 12. The method of claim 11, wherein the mask layer comprises a negative photoresist having an absorption material.
  • 13. The method of claim 12, wherein when exposed, more of the mask layer proximate an upper surface thereof is exposed than proximate a bottom surface thereof.
  • 14. The method of claim 10, further comprising forming a metal oxide over the second tapering sidewalls of the conductive bump.
  • 15. A method of forming a device, the method comprising: depositing a photoresist over a first substrate;patterning the photoresist to form an opening with sloped sidewalls, a distance between the sloped sidewalls of the opening decreasing from a bottom of the opening to a top of the opening, each of the sloped sidewall of the opening having a plurality of stair-shapes;filling the opening to form a conductive trace with sloped sidewalls, each of the sloped sidewalls of the conductive trace having a plurality of stair-shapes;providing a second substrate having a conductive bump disposed over a surface thereof, the conductive bump having sloped sidewalls, a narrow end and a wide end, the narrow end extending away from the second substrate; andforming a solder region extending from the narrow end of the conductive bump to the first substrate, the solder region filling a gap between the narrow end of the conductive bump and the conductive trace, the solder region extending along the sloped sidewalls of the conductive trace, the sloped sidewalls of the conductive bump being free of the solder region.
  • 16. The method of claim 15, wherein the photoresist comprises an absorption material that causes a gradient intensity absorption when the photoresist is exposed.
  • 17. The method of claim 15, wherein the photoresist comprises multiple photoresist layers with different patterning properties, wherein patterning the photoresist comprises performing one or more exposures.
  • 18. The method of claim 15, further comprising: forming a seed layer over the first substrate before depositing the photoresist; andafter filling the opening, removing portions of the seed layer disposed beyond boundaries of the conductive trace.
  • 19. The method of claim 15, wherein the conductive bump comprises a first metal, wherein the method further comprises forming an oxide of the first metal over the sloped sidewalls of the conductive bump.
  • 20. The method of claim 19, further comprising filling a gap between the first substrate and the second substrate with a molding material.
CROSS-REFERENCE TO RELATED APPLICATIONS

This patent application is a divisional of U.S. patent application Ser. No. 13/719,019, filed Dec. 18, 2012, entitled “Semiconductor Devices, Methods of Manufacture Thereof, and Packaged Semiconductor Devices,” which application is hereby incorporated by reference herein as if reproduced in its entirety. This application relates to the following co-pending and commonly assigned U.S. patent applications: Ser. No. 13/449,078, filed on Apr. 17, 2012, entitled, “Conical-shaped or Tier-Shaped Pillar Connections,” and Ser. No. 13/658,895, filed on Oct. 24, 2012, entitled, “Bump-on Trace Interconnection Structure for Flip-Chip Packages,” which applications are hereby incorporated herein by reference.

US Referenced Citations (226)
Number Name Date Kind
4811082 Jacobs et al. Mar 1989 A
4990462 Sliwa, Jr. Feb 1991 A
5075253 Sliwa, Jr. Dec 1991 A
5075965 Carey et al. Dec 1991 A
5130779 Agarwala et al. Jul 1992 A
5140469 Lamarre Aug 1992 A
5221596 Keller Jun 1993 A
5277756 Dion Jan 1994 A
5334804 Love et al. Aug 1994 A
5380681 Hsu Jan 1995 A
5431328 Chang et al. Jul 1995 A
5440239 Zappella et al. Aug 1995 A
5470787 Greer Nov 1995 A
5481133 Hsu Jan 1996 A
5542601 Fallon et al. Aug 1996 A
5587337 Idaka et al. Dec 1996 A
5641996 Omoya et al. Jun 1997 A
5680187 Nagayama et al. Oct 1997 A
5790377 Schreiber et al. Aug 1998 A
5796591 Dalai et al. Aug 1998 A
5816478 Kaskoun et al. Oct 1998 A
5889326 Tanaka Mar 1999 A
5977599 Adrian Nov 1999 A
6002172 Desai et al. Dec 1999 A
6002177 Gaynes et al. Dec 1999 A
6025650 Tsuji et al. Feb 2000 A
6082610 Shangguan et al. Jul 2000 A
6091141 Heo Jul 2000 A
6130476 LaFontaine, Jr. et al. Oct 2000 A
6137184 Ikegami Oct 2000 A
6181010 Nozawa Jan 2001 B1
6184062 Brofman et al. Feb 2001 B1
6187678 Gaynes et al. Feb 2001 B1
6214642 Chen et al. Apr 2001 B1
6229216 Ma et al. May 2001 B1
6236115 Gaynes et al. May 2001 B1
6249051 Chang et al. Jun 2001 B1
6250541 Shangguan et al. Jun 2001 B1
6271059 Bertin et al. Aug 2001 B1
6279815 Correia et al. Aug 2001 B1
6291891 Higashi et al. Sep 2001 B1
6346469 Greer Feb 2002 B1
6355501 Fung et al. Mar 2002 B1
6358847 Li et al. Mar 2002 B1
6424037 Ho et al. Jul 2002 B1
6434016 Zeng et al. Aug 2002 B2
6448661 Kim et al. Sep 2002 B1
6448663 Uchiyama Sep 2002 B1
6461895 Liang et al. Oct 2002 B1
6492197 Rinne Dec 2002 B1
6498308 Sakamoto Dec 2002 B2
6518096 Chan et al. Feb 2003 B2
6562653 Ma et al. May 2003 B1
6562657 Lin May 2003 B1
6570248 Ahn et al. May 2003 B1
6573598 Ohuchi et al. Jun 2003 B2
6578754 Tung Jun 2003 B1
6583846 Yanagawa et al. Jun 2003 B1
6592019 Tung Jul 2003 B2
6600222 Levardo Jul 2003 B1
6607938 Kwon et al. Aug 2003 B2
6617247 Goodwin Sep 2003 B2
6617688 Ikegami et al. Sep 2003 B2
6622907 Fanti et al. Sep 2003 B2
6661085 Kellar et al. Dec 2003 B2
6713844 Tatsuta et al. Mar 2004 B2
6762076 Kim et al. Jul 2004 B2
6777778 Sato Aug 2004 B2
6790748 Kim et al. Sep 2004 B2
6815252 Pendse Nov 2004 B2
6852564 Ohuchi et al. Feb 2005 B2
6876088 Harvey Apr 2005 B2
6887769 Kellar et al. May 2005 B2
6908565 Kim et al. Jun 2005 B2
6908785 Kim Jun 2005 B2
6924551 Rumer et al. Aug 2005 B2
6940169 Jin et al. Sep 2005 B2
6940178 Kweon et al. Sep 2005 B2
6943067 Greenlaw Sep 2005 B2
6946384 Kloster et al. Sep 2005 B2
6972490 Chang et al. Dec 2005 B2
6975016 Kellar et al. Dec 2005 B2
6998216 He et al. Feb 2006 B2
7037804 Kellar et al. May 2006 B2
7056807 Kellar et al. Jun 2006 B2
7087538 Staines et al. Aug 2006 B2
7135766 Costa et al. Nov 2006 B1
7151009 Kim et al. Dec 2006 B2
7157787 Kim et al. Jan 2007 B2
7215033 Lee et al. May 2007 B2
7271483 Lin et al. Sep 2007 B2
7271484 Reiss et al. Sep 2007 B2
7276799 Lee et al. Oct 2007 B2
7279795 Periaman et al. Oct 2007 B2
7307005 Kobrinsky et al. Dec 2007 B2
7317256 William et al. Jan 2008 B2
7320928 Kloster et al. Jan 2008 B2
7345350 Sinha Mar 2008 B2
7382049 Ho et al. Jun 2008 B2
7402442 Condorelli et al. Jul 2008 B2
7402508 Kaneko Jul 2008 B2
7402515 Arana et al. Jul 2008 B2
7410884 Ramanathan et al. Aug 2008 B2
7413995 Sterrett et al. Aug 2008 B2
7414319 Lin et al. Aug 2008 B2
7432592 Shi et al. Oct 2008 B2
7459785 Daubenspeck et al. Dec 2008 B2
7470996 Yoneyama et al. Dec 2008 B2
7494845 Hwang et al. Feb 2009 B2
7495179 Kubota et al. Feb 2009 B2
7528494 Furukawa et al. May 2009 B2
7531890 Kim May 2009 B2
7554201 Kang et al. Jun 2009 B2
7557597 Anderson et al. Jul 2009 B2
7576435 Chao Aug 2009 B2
7615476 Hua Nov 2009 B2
7659631 Kamins et al. Feb 2010 B2
7765686 Murakami et al. Aug 2010 B2
7804177 Lu Sep 2010 B2
7829265 Kitada et al. Nov 2010 B2
7834450 Kang Nov 2010 B2
7902666 Hsu et al. Mar 2011 B1
7946331 Trezza et al. May 2011 B2
8076232 Pendse Dec 2011 B2
8093729 Trezza Jan 2012 B2
8120175 Farooq et al. Feb 2012 B2
8130475 Kawamori et al. Mar 2012 B2
8158489 Huang et al. Apr 2012 B2
8207604 Haba et al. Jun 2012 B2
8232640 Tomoda et al. Jul 2012 B2
8241963 Shen et al. Aug 2012 B2
8269345 Patel Sep 2012 B2
8299616 Chuang et al. Oct 2012 B2
8318596 Kuo et al. Nov 2012 B2
8350384 Pendse Jan 2013 B2
8368213 Lee et al. Feb 2013 B2
8435881 Choi et al. May 2013 B2
8502377 Lin et al. Aug 2013 B2
8697492 Haba et al. Apr 2014 B2
8922011 Osumi et al. Dec 2014 B2
9018758 Hwang et al. Apr 2015 B2
9029196 Pendse May 2015 B2
9773755 Shen Sep 2017 B2
9786622 Cheng Oct 2017 B2
20010000929 Gilleo May 2001 A1
20010013423 Dalal et al. Aug 2001 A1
20020033412 Tung Mar 2002 A1
20020046856 Alcoe Apr 2002 A1
20020100974 Uchiyama Aug 2002 A1
20020106832 Hotchkiss et al. Aug 2002 A1
20020197811 Sato Dec 2002 A1
20030092219 Ohuchi et al. May 2003 A1
20040140538 Harvey Jul 2004 A1
20040159944 Datta et al. Aug 2004 A1
20040212098 Pendse Oct 2004 A1
20050062153 Saito et al. Mar 2005 A1
20050161670 Kimura Jul 2005 A1
20050170621 Kim Aug 2005 A1
20050212114 Kawano et al. Sep 2005 A1
20060012024 Lin et al. Jan 2006 A1
20060038303 Sterrett et al. Feb 2006 A1
20060051954 Lin et al. Mar 2006 A1
20060055032 Chang et al. Mar 2006 A1
20060209245 Mun et al. Sep 2006 A1
20060292824 Beyne et al. Dec 2006 A1
20070001280 Hua Jan 2007 A1
20070001318 Starkston et al. Jan 2007 A1
20070012337 Hillman et al. Jan 2007 A1
20070018294 Sutardja Jan 2007 A1
20070020906 Chiu et al. Jan 2007 A1
20070023483 Yoneyama et al. Feb 2007 A1
20070200234 Gerber et al. Aug 2007 A1
20080128911 Koyama Jun 2008 A1
20080142968 Jadhav et al. Jun 2008 A1
20080150135 Oyama et al. Jun 2008 A1
20080218061 Chao et al. Sep 2008 A1
20080277785 Hwan et al. Nov 2008 A1
20090025215 Murakami et al. Jan 2009 A1
20090042144 Kitada Feb 2009 A1
20090045453 Heo Feb 2009 A1
20090075469 Furman et al. Mar 2009 A1
20090096092 Patel Apr 2009 A1
20090108443 Jiang Apr 2009 A1
20090127708 Lee et al. May 2009 A1
20090149016 Park et al. Jun 2009 A1
20090166861 Lehr et al. Jul 2009 A1
20090174067 Lin Jul 2009 A1
20090258460 Oi et al. Oct 2009 A1
20100007019 Pendse Jan 2010 A1
20100044860 Haba et al. Feb 2010 A1
20100141880 Koito et al. Jun 2010 A1
20100276787 Yu et al. Nov 2010 A1
20100314745 Masumoto et al. Dec 2010 A1
20100327422 Lee et al. Dec 2010 A1
20110001250 Lin et al. Jan 2011 A1
20110038147 Lin et al. Feb 2011 A1
20110169158 Varanasi Jul 2011 A1
20110177686 Zeng Jul 2011 A1
20110186986 Chuang et al. Aug 2011 A1
20110193220 Kuo et al. Aug 2011 A1
20110248399 Pendse Oct 2011 A1
20110260317 Lu et al. Oct 2011 A1
20110285011 Hwang et al. Nov 2011 A1
20110285023 Shen et al. Nov 2011 A1
20120007231 Chang Jan 2012 A1
20120012997 Shen et al. Jan 2012 A1
20120091577 Hwang et al. Apr 2012 A1
20120098120 Yu et al. Apr 2012 A1
20120146168 Hsieh et al. Jun 2012 A1
20120306080 Yu et al. Dec 2012 A1
20130026622 Chuang et al. Jan 2013 A1
20130087920 Jeng et al. Apr 2013 A1
20130093079 Tu et al. Apr 2013 A1
20130270699 Kuo et al. Oct 2013 A1
20130277830 Yu et al. Oct 2013 A1
20130288473 Chuang et al. Oct 2013 A1
20130323641 Chang Dec 2013 A1
20140054764 Lu et al. Feb 2014 A1
20140061897 Lin et al. Mar 2014 A1
20140061924 Chen et al. Mar 2014 A1
20140077358 Chen et al. Mar 2014 A1
20140077360 Lin et al. Mar 2014 A1
20140077365 Lin et al. Mar 2014 A1
20140110847 Tseng et al. Apr 2014 A1
20140167253 Tseng Jun 2014 A1
20170168398 Zi Jun 2017 A1
Foreign Referenced Citations (5)
Number Date Country
101080138 Nov 2007 CN
1020110002816 Jan 2011 KR
1020110128532 Nov 2011 KR
200826265 Jun 2008 TW
200915452 Apr 2009 TW
Non-Patent Literature Citations (1)
Entry
Garrou, Phil, “IFTLE 58 Fine Pitch Microjoints, Cu Pillar Bump-on-Lead, Xillinx Interposer Reliability,” Solid State Technology, Insights for Electronic Manufacturing, Jul. 18, 2011, 3 pages.
Related Publications (1)
Number Date Country
20170229421 A1 Aug 2017 US
Divisions (1)
Number Date Country
Parent 13719019 Dec 2012 US
Child 15497408 US