1. Field of the Disclosure
The present disclosure relates generally to device packaging, and more particularly to three-dimensional (3D) stacked die packaging.
2. Description of the Related Art
Electronic devices often utilize 3D integrated circuit (IC) packaging to stack two or more dice in a package, which provides a smaller footprint compared to a single larger die or side-by-side die connected via an interposer.
A common 3D packaging approach for stacking two dice employs a pillar-to-pillar die stacking technique wherein copper pillar bumps are formed on each die and the two dice are then bonded such that each pillar on one die aligns with, and comes into contact with, a corresponding pillar on the other die so as to form a mechanical and electrical bond. However, the copper pillars must be aligned with precision; if one die is angled relative to the other, or the copper pillar bumps are otherwise misaligned, they may not wet (electrically and mechanically bond). In an attempt to prevent non-wetting, many non-electrically active pillars are added to the dice, increasing the footprint of the technique. Moreover, this pillar-to-pillar die stacking technique creates a large void, or standoff, between the two dice that requires underfill, as well as dams to prevent lateral disbursement of the underfill.
The present disclosure may be better understood, and its numerous features and advantages made apparent to those skilled in the art by referencing the accompanying drawings. The use of the same reference symbols in different drawings indicates similar or identical items.
The terms “top” and “bottom” are used herein to reference the relative positioning or placement of certain components relative to the view orientation of the corresponding figure in which they are depicted. The terms “top” and “bottom” as used herein do not necessarily indicate that a “top” component is above a “bottom” component as such directions and/or components may be flipped, rotated, moved in space, placed in a diagonal orientation or position, placed horizontally or vertically, or similarly modified.
in the depicted example, the 3D device package 100 comprises a top die 102 bonded to a bottom die 104 (“top” and “bottom” being relative to the orientation of
The top die 102 comprises two opposing major surfaces, labeled top surface 106 and bottom surface 108. The top die 102 includes a set of pads 110 disposed in a specified arrangement at one of the metal layers proximate to the top surface 106. For ease of illustration, the set of pads 110 are illustrated as formed at the top metal layer of the top die 102, but in other embodiments the set of pads 110 may be formed at a lower metal layer, or above the top metal layer. The top die 102 further includes a set of access holes 112 in an arrangement compatible with the arrangement of pads 110 such that each access hole 112 is coaxially aligned with a corresponding pad 110 and extends from the bottom surface 108 to the underlying surface of the corresponding pad 110. In some embodiments, the walls of the access holes 112 are substantially perpendicular (90 degrees+/−10 degrees) to the bottom surface 108, thereby allowing a higher density of such access holes. In some embodiments, the bottom surface 108 corresponds with a backside of the top die 102, and the access holes 112 are formed at the backside of the top die 102.
The bottom die 104 likewise comprises two major opposing surfaces, labeled top surface 114 and bottom surface 116. The bottom die 104 includes a set of metal pillars 118 disposed at the top surface 114 in an arrangement corresponding to the arrangement of the access holes 112. The set of metal pillars 118 extend away from the bottom die 104 in a direction substantially perpendicular to the top surface 114. For ease of illustration, the metal pillars 118 are described herein in the example context of copper (Cu) pillars, but in other embodiments the metal pillars 118 may be composed of other metals, such as aluminum (Al), gold (Au), silver (Ag), platinum (Pt), nickel (Ni), or a combination of metals. The metal pillars 118 and the access holes 112 are dimensioned such that the metal pillars 118 can be inserted into the access holes 112 when the top die 102 and the bottom die 104 are stacked or bonded to form the 31) device package 100, as described below. In some embodiments, a layer of dielectric may be formed on the inside surface of the access holes 112 to provide insulation between the metal pillars 118 of the bottom die 104 and the substrate of the top die 102.
For ease of illustration, the sizes of the pads 110, access holes 112, and metal pillars 118 are exaggerated relative to the dice 102, 104. Moreover, although
Although depicted in an exploded view in
With electrical pathways formed between the top die 102 and the bottom die 104 via the pads 110 and the metal pillars 118, some or all of the pads 110 and the metal pillars 118 may be used to conduct signaling or power between the dice 102, 104. In such instances, the pads 110 are connected to the metal interconnect structure formed in the metal layers of the die 102 and the metal pillars 118 are connected to the metal interconnect structure formed in the metal layers of the die 104. Power and signaling therefore may be conducted between the top die 102 and the bottom die 104 via these metal interconnect structures, the metal pillars 118, and the pads 110. Moreover, in some instances, some or all of the metal pillar-pad junctions may be electrically inactive, that is, not used for conducting signaling or power between the dice 102, 104, and instead used solely for bolstering the mechanical bonding between the dice 102, 104 or otherwise bolstering the structural integrity of the resulting 3D device package 100. In such instances, one or both of the metal pillar 118 and the pad 110 of an electrically-inactive pillar-pad junction may be electrically isolated from the other metal interconnects of the corresponding die.
As illustrated with greater detail below with reference to
In the depicted example, the pads 110 are formed at the surface, or top, metal layer of the die 202, and thus the encapsulating material 204 may directly overlie the pads 110 and any passivation layer formed over the pads 110. The pads 110 may be composed of any of a variety of conductive materials or combinations thereof, such as aluminum, copper, gold, silver, tungsten, nickel, and the like. As noted, the pads 110 are used to contact corresponding metal pillars inserted through the bottom surface 108 of the top die 102, and thus the pads 110 are formed to a thickness 207 suitable to reduce the likelihood of flexion of the pads responsive to this contact. To illustrate, a pad thickness 207 of at least 5,000 angstroms has been found to sufficiently guard against excessive flexion of the pads 110. Moreover, the pads 110 have a width 209 greater than the diameter of the access holes 112 (
The workpiece 400 comprises a die 404 (corresponding to the bottom die 104 of
As illustrated by detail view 416, in some embodiments the end “caps” of the access holes 112. are formed to correspond to the shape of the contact surface 420 of the corresponding metal pillars 118. For example, a concave surface 418 may be formed in the substrate of the top die 202 and in the underlying surface 402 of the pad 110 via, for example, selective etching to correspond to a convex contact surface 420 of the corresponding metal pillar 118. In some embodiments, the concave surface 418 may be formed only in the underlying surface 402 of the pad 110. This concave surface 418 provides a seat to help align the metal pillars 118 in the access holes 406 as the workpieces 200, 400 are joined.
Note that not all of the activities or elements described above in the general description are required, that a portion of a specific activity or device may not be required, and that one or more further activities may be performed, or elements included, in addition to those described. Still further, the order in which activities are listed are not necessarily the order in which they are performed. Also, the concepts have been described with reference to specific embodiments. However, one of ordinary skill in the art appreciates that various modifications and changes can be made without departing from the scope of the present disclosure as set forth in the claims below. Accordingly, the specification and figures are to be regarded in an illustrative rather than a restrictive sense, and all such modifications are intended to be included within the scope of the present disclosure.
Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any feature(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as a critical, required, or essential feature of any or all the claims. Moreover, the particular embodiments disclosed above are illustrative only, as the disclosed subject matter may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. No limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope of the disclosed subject matter. Accordingly, the protection sought herein is as set forth in the claims below.
Number | Name | Date | Kind |
---|---|---|---|
5218234 | Thompson et al. | Jun 1993 | A |
5766982 | Akram et al. | Jun 1998 | A |
5973396 | Farnworth | Oct 1999 | A |
5998292 | Black et al. | Dec 1999 | A |
6038136 | Weber | Mar 2000 | A |
6168972 | Wang et al. | Jan 2001 | B1 |
6207475 | Lin et al. | Mar 2001 | B1 |
6245595 | Nguyen et al. | Jun 2001 | B1 |
6297548 | Moden | Oct 2001 | B1 |
6400008 | Farnworth | Jun 2002 | B1 |
6774497 | Qi et al. | Aug 2004 | B1 |
6872594 | Gebauer et al. | Mar 2005 | B2 |
7579215 | Swirbel | Aug 2009 | B2 |
7982298 | Kang | Jul 2011 | B1 |
8021930 | Pagaila | Sep 2011 | B2 |
8030770 | Juskey et al. | Oct 2011 | B1 |
8294279 | Chen et al. | Oct 2012 | B2 |
20030151139 | Kimura | Aug 2003 | A1 |
20060281223 | Liu et al. | Dec 2006 | A1 |
20090057918 | Kim | Mar 2009 | A1 |
20100102444 | Khor et al. | Apr 2010 | A1 |
20110068427 | Paek | Mar 2011 | A1 |
20110316123 | Sasaki et al. | Dec 2011 | A1 |
20120012990 | Pagaila et al. | Jan 2012 | A1 |
20120199981 | Jeong et al. | Aug 2012 | A1 |
20130012015 | Oh et al. | Jan 2013 | A1 |
20130032925 | Kitano et al. | Feb 2013 | A1 |
20130062757 | Feger et al. | Mar 2013 | A1 |
20130119549 | Cheng et al. | May 2013 | A1 |
20130161795 | Owada | Jun 2013 | A1 |
20140284785 | Sung | Sep 2014 | A1 |
Entry |
---|
Gilles Poupon et al., “From the Single Chip to the Wafer Integration”, CEA-LETI Minatec, Gernoble, France, Jan. 2002, 7 pages. |
Beth Keser et al., “Advanced Packaging: The Redistributed Chip Package”, IEEE Transactions on Advanced Packaging, Feb. 2008, pp. 39-43. |
Xuejun Fan, “Wafer Level Packaging (WLP): Fan-in, Fan-out and Three-Dimensional Integration”, 11th. Int. Conf. on Thermal, Mechanical and Multiphysics Simulation and Experiments in Micro-Electronics and Micro-Systems, Apr. 2010, pp. 1-7. |
George A. Riley, “Micro-Posts: Tall, Slender, Stud Bumps”, <http://flipchips.com/tutorial/bump-technology/micro-posts-tall-slender-stud-bumps/>, Apr. 2003, 1 page. |
Laurie S. Roth et al., “Step 2: Stud Bump Bonding”, <http://electroiq.com/blog/2005/02/step-2-stud-bump-bonding/>, Accessed Jun. 30, 2014, 5 pages. |
“Dage 4000Plus Bond Tester”, <http://www.sinerji-grup.com/bond-tester-systems/dage-4000plus-bond-tester>, Accessed Jun. 30, 2014, 1 page. |
“Glass-coated Bonding Wire Targets Copper, Small Diameter Market”, <http://electroiq.com/blog/2012/03/glass-coated-bonding-wire-targets-copper-small-diameter-market/>, Accessed Jun. 30, 2014, 4 pages. |
U.S. Appl. No. 14/169,254, filed Jan. 31, 2014, entitled “3D Device Packaging Using Through-Substrate Posts”. |
U.S. Appl. No. 14/303,128, filed Jun. 12, 2014, entitled “3D Device Packaging Using Through-Substrate Posts”. |
Daniel D. Evans, Jr., “Geometry and Bond Improvements for Wire Ball Bonding and Ball Bumping”, 39th International Symposium on Microelectronics (IMAPS 2006) Proceedings, Oct. 8-12, 2006, 7 pages. |
PC Magazine, “Detail of flip-chip bond, stud bump in solder well”, <http://www.pcmag.com/image—popup/0%2c1740%2ciid=15942%2c00.asp> Accessed Jul. 3, 2014, 1 page. |
A.C. Fischer et al., “Low-Cost Through Silicon Vias (TSVs) With Wire-Bonded Metal Cores and Low Capacitive Substrate-Coupling”, Micro Electro Mechanical Systems (MEMS), IEEE 23rd International Conference, Jan. 24, 2010, 4 pages. |
Non-Final Office Action mailed Mar. 4, 2015 for U.S. Appl. No. 14/169,254, 32 pages. |
Non-Final Office Action mailed Mar. 4, 2015 for U.S. Appl. No. 14/303,128, 33 pages. |
Final Office Action mailed Aug. 26, 2015 for U.S. Appl. No. 14/303,128, 30 pages. |
Final Office Action mailed Aug. 28, 2015 for U.S. Appl. No. 14/169,254, 28 pages. |
Non-final office action dated Dec. 4, 2015 in U.S. Appl. No. 14/303,128. |
Non-final office action dated Dec. 17, 2015 in U.S. Appl. No. 14/169,254. |
Final office action dated May 4, 2016 in U.S. Appl. No. 14/169,254. |
Final office action dated May 10, 2016 in U.S. Appl. No. 14/303,128. |
Notice of Allowance dated Jul. 7, 2016 in U.S. Appl. No. 14/303,128. |
Notice of Allowance dated Jul. 22, 2016 in U.S. Appl. No. 14/169,254. |
Number | Date | Country | |
---|---|---|---|
20150091178 A1 | Apr 2015 | US |