Discrete flexible interconnects for modules of integrated circuits

Information

  • Patent Grant
  • 10297572
  • Patent Number
    10,297,572
  • Date Filed
    Wednesday, September 30, 2015
    8 years ago
  • Date Issued
    Tuesday, May 21, 2019
    5 years ago
Abstract
Flexible interconnects, flexible integrated circuit systems and devices, and methods of making and using flexible integrated circuitry are presented herein. A flexible integrated circuit system is disclosed which includes first and second discrete devices that are electrically connected by a discrete flexible interconnect. The first discrete devices includes a first flexible multi-layer integrated circuit (IC) package with a first electrical connection pad on an outer surface thereof. The second discrete device includes a second flexible multi-layer integrated circuit (IC) package with a second electrical connection pad on an outer surface thereof. The discrete flexible interconnect is attached to and electrically connects the first electrical connection pad of the first discrete device to the second electrical connection pad of the second discrete device.
Description
TECHNICAL FIELD

The present disclosure relates generally to printed circuit boards (PCB) and integrated circuits (IC). More particularly, aspects of this disclosure relate to bendable, stretchable and compressible interconnects for flexible integrated circuitry.


BACKGROUND

Integrated circuits (IC) are the cornerstone of the information age and the foundation of today's information technology industries. The integrated circuit, a.k.a. “chip” or “microchip,” is a set of interconnected electronic components, such as transistors, capacitors, and resistors, which are etched or imprinted onto a tiny wafer of semiconducting material, such as silicon or germanium. Integrated circuits take on various forms including, as some non-limiting examples, microprocessors, amplifiers, Flash memories, application specific integrated circuits (ASICs), static random access memories (SRAMs), digital signal processors (DSPs), dynamic random access memories (DRAMs), erasable programmable read only memories (EPROMs), and programmable logic. Integrated circuits are used in innumerable products, including personal computers, laptop and tablet computers, smartphones, flat-screen televisions, medical instruments, telecommunication and networking equipment, airplanes, watercraft and automobiles.


Advances in integrated circuit technology and microchip manufacturing have led to a steady decrease in chip size and an increase in circuit density and circuit performance. The scale of semiconductor integration has advanced to the point where a single semiconductor chip can hold tens of millions to over a billion devices in a space smaller than a U.S. penny. Moreover, the width of each conducting line in a modern microchip can be made as small as a fraction of a nanometer. The operating speed and overall performance of a semiconductor chip (e.g., clock speed and signal net switching speeds) has concomitantly increased with the level of integration. To keep pace with increases in on-chip circuit switching frequency and circuit density, semiconductor packages currently offer higher pin counts, greater power dissipation, more protection, and higher speeds than packages of just a few years ago.


Conventional microchips are generally rigid structures that are not designed to be bent or stretched during normal operating conditions. In addition, IC's are typically mounted on a printed circuit board (PCB) that is as thick or thicker than the IC and similarly rigid. Processes using thick and rigid printed circuit boards are generally incompatible with chips that are thinned or intended for applications requiring elasticity. Consequently, many schemes have been proposed for embedding microchips on or in a flexible polymeric substrate. Flexible electronic circuitry employing an elastic substrate material allows the IC to be adapted into innumerable shapes. This, in turn, enables many useful device configurations not otherwise possible with rigid silicon-based electronic devices. However, some flexible electronic circuit designs are unable to sufficiently conform to their surroundings because the interconnecting components are unable to flex in response to conformation changes. Such flexible circuit configurations are prone to damage, electronic degradation, and can be unreliable under rigorous use scenarios.


Many flexible circuits now employ stretchable and bendable interconnects that remain intact while the system stretches and bends. An “interconnect” in integrated circuits electrically couples the IC modules to distribute clock and other signals and provide power/ground throughout the electrical system. Some flexible interconnects capable of bending and elasticity comprise metal segments that are embedded in an elastomer. For example, one known approach includes using micro-fabricated tortuous wires encased in a silicone elastomer to enable significant linear strain while maintaining conductivity. Elastically stretchable metal interconnects, however, tend to experience an increase in resistance with mechanical strain. There is therefore a continuing need for improved stretchable interconnects having improved stretchability, electrical conductivity, and related properties for rapid and reliable manufacture of flexible electronic circuitry in a variety of different configurations.


SUMMARY

Disclosed herein are flexible interconnects for modules of integrated circuits and methods of making and methods of using the same. Embodiments of this disclosure include stretchable interconnect fabrication between modules of ultrathin embedded Silicon IC die. Aspects of this disclosure are for “extremely stretchable” electrical interconnects, flexible electronic circuitry using such extremely stretchable electrical interconnects, and methods of making and methods of using the same. In at least some embodiments, methods are disclosed for fabricating extremely stretchable integrated circuit electronics that are capable of stretching and compressing and bending while withstanding high translational strains, such as in the range of −100% to 100% and, in some embodiments, up to −100,000% to +100,000%, and/or high rotational strains, such as to an extent of 180° or greater, while substantially maintaining electrical performance found in an unstrained state. Contrastingly, electronics fabricated from rigid single-crystal semiconductor materials or other rigid substrate materials are comparatively inflexible and brittle—many cannot withstand strains of greater than about +/−2%.


Conventional methods of manufacturing flexible electronic circuits involve fabricating the interconnects in the material that is embedding the IC modules as a continuous single-piece structure. These existing processes are not always desirable because they: (1) waste material; (2) restrict the shape of the final package to maximize substrate real estate; (3) result in Loss of Yield and increased cost for each faulty part; (4) increase material costs; and (4) are relatively expensive manufacturing processes. By way of contrast, embodiments of the present disclosure are directed to flexible multi-layer polymeric (e.g., silicon (Si)) interconnects that are fabricated separately from the IC islands and subsequently attached or coupled to connection pads on outer (top) surfaces of adjacent IC islands. Embodiments of the present disclosure are also directed to metal interconnects (e.g., gold (Au) or copper (Cu) wirebonds) that are fabricated separately from the IC islands and subsequently attached or coupled to connection pads on outer (top) surfaces of adjacent IC islands. Also disclosed are stretchable interconnects fabricated from electrically conductive paste that are fabricated separately from the IC islands and subsequently attached or coupled to connection pads on outer (top) surfaces of adjacent IC islands. Advantages of one or more of the disclosed configurations may include reduction/elimination of wasted material, limited/no restrictions on the shape of the final package, minimal Loss of Yield, and reduced material costs and manufacturing costs.


Aspects of the present disclosure are directed to a flexible integrated circuit system. The flexible integrated circuit system includes first and second discrete devices. The first discrete device includes a first flexible multi-layer integrated circuit (IC) package with a first electrical connection pad on a first outer surface thereof. In this regard, the second discrete device includes a second flexible multi-layer integrated circuit (IC) package with a second electrical connection pad on a second outer surface thereof. A discrete flexible interconnect is attached or coupled to and electrically connects the first electrical connection pad of the first discrete device to the second electrical connection pad of the second discrete device.


According to other aspects of the present disclosure, an extremely flexible IC apparatus is presented. The IC apparatus comprises a first flexible multi-layer integrated circuit (IC) package with a first microchip embedded in or on a first flexible polymeric substrate, and a first pair of adhesive layers, each of which is disposed on a respective side of the first flexible polymeric substrate. The first IC package also includes a first pair of conductive sheets, each of which is attached to the first flexible polymeric substrate by a respective one of the first adhesive layers, and a first electrical connection pad attached to an outer surface of one of the first conductive sheets. The IC apparatus further comprises a second flexible multi-layer IC package that is separate and distinct from the first IC package. The second IC package includes a second microchip embedded in or on a second flexible polymeric substrate, and a second pair of adhesive layers, each of which is disposed on a respective side of the second flexible polymeric substrate. The second IC package also includes a second pair of conductive sheets, each of which is attached to the second flexible polymeric substrate by a respective one of the second adhesive layers, and a second electrical connection pad attached to an outer surface of one of the second conductive sheets. A flexible interconnect, which is separate and distinct from the first and second IC packages, electrically connects the first electrical connection pad to the second electrical connection pad and mechanically couples the first flexible multi-layer IC package to the second flexible multi-layer IC package.


Other aspects of the present disclosure are directed to methods for making and methods for using flexible integrated circuits. In one aspect, the method includes: providing a first discrete device with a first flexible multi-layer integrated circuit (IC) package including a first outer surface with a first electrical connection pad; providing a second discrete device with a second flexible multi-layer integrated circuit (IC) package including a second outer surface with a second electrical connection pad; and, electrically connecting a discrete flexible interconnect to the first electrical connection pad of the first discrete device and the second electrical connection pad of the second discrete device.


For any of the disclosed configurations, the flexible interconnect may comprise one or more pliant metal wires. Each of the pliant metal wires may comprise in-plane loops or out-of-plane-loops, or both, configured to increase flexibility. For any of the disclosed configurations, the flexible interconnect may comprise a pliant multi-layer semiconductor. In this instance, the first flexible multi-layer IC package, the second flexible multi-layer IC package, and the pliant multi-layer semiconductor of the flexible interconnect all comprise common layers of materials, according to some embodiments. For any of the disclosed configurations, the flexible interconnect may comprise a conductive substrate fabricated from an electrically conductive paste. In this instance, the flexible interconnect may comprise a web of metallic interconnects printed onto the substrate. One or more or all of the disclosed configurations may be implemented as an “extremely stretchable” IC device.


The above summary is not intended to represent each embodiment or every aspect of the present disclosure. Rather, the foregoing summary merely provides an exemplification of some of the novel aspects and features set forth herein. The above features and advantages, and other features and advantages of the present disclosure, will be readily apparent from the following detailed description of representative embodiments and modes for carrying out the present invention when taken in connection with the accompanying drawings and the appended claims.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a perspective-view illustration of an example of a flexible electronic circuit system with integrated circuit (IC) packages connected by pliant wirebonded interconnects in accord with aspects of the present disclosure.



FIG. 2 is a cross-sectional side-view illustration of a representative flexible electronic circuit system with a plurality of multi-layer IC modules connected by pliant wirebonded interconnects in accord with aspects of the present disclosure.



FIG. 3 is a cross-sectional side-view illustration of a representative flexible electronic circuit system with a plurality of multi-layer IC modules connected by pliant multi-layer polymeric interconnects in accord with aspects of the present disclosure.



FIG. 4 is a cross-sectional side-view illustration of a representative flexible electronic circuit system with a plurality of multi-layer IC modules connected by pliant conductive-paste interconnects in accord with aspects of the present disclosure.



FIG. 5 is a process and assembly flow diagram for fabricating a flexible integrated circuit system in accord with aspects of the present disclosure.





The present disclosure is susceptible to various modifications and alternative forms, and some representative embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the disclosure is to cover all modifications, equivalents, combinations, subcombinations, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.


DETAILED DESCRIPTION OF THE ILLUSTRATED EMBODIMENTS

This disclosure is susceptible of embodiment in many different forms. There are shown in the drawings, and will herein be described in detail, representative embodiments with the understanding that the present disclosure is to be considered as an exemplification of the principles of the present disclosure and is not intended to limit the broad aspects of the disclosure to the embodiments illustrated. To that extent, elements and limitations that are disclosed, for example, in the Abstract, Summary, and Detailed Description sections, but not explicitly set forth in the claims, should not be incorporated into the claims, singly or collectively, by implication, inference or otherwise. For purposes of the present detailed description, unless specifically disclaimed or logically prohibited: the singular includes the plural and vice versa; and the word “including” or “comprising” or “having” means “including without limitation.” Moreover, words of approximation, such as “about,” “almost,” “substantially,” “approximately,” and the like, can be used herein in the sense of “at, near, or nearly at,” or “within 3-5% of,” or “within acceptable manufacturing tolerances,” or any logical combination thereof, for example.


The terms “flexible” and “stretchable” and “bendable,” including roots and derivatives thereof, when used as an adjective to modify electrical circuitry, electrical systems, and electrical devices or apparatuses, are meant to encompass electronics that comprise at least some components having pliant or elastic properties such that the circuit is capable of being flexed, stretched and/or bent, respectively, without tearing or breaking or compromising their electrical characteristics. These terms are also meant to encompass circuitry having components (whether or not the components themselves are individually stretchable, flexible or bendable) that are configured in such a way so as to accommodate and remain functional when applied to a stretchable, bendable, inflatable, or otherwise pliant surface. In configurations deemed “extremely stretchable,” the circuitry is capable of stretching and/or compressing and/or bending while withstanding high translational strains, such as in the range of −100% to 100% and, in some embodiments, up to −100,000% to +100,000%, and/or high rotational strains, such as to an extent of 180° or greater, without fracturing or breaking and while substantially maintaining electrical performance found in an unstrained state.


The discrete “islands” or “packages” mentioned herein are discrete operative devices, e.g., arranged in a “device island” arrangement, and are themselves capable of performing the functionality described herein, or portions thereof. Such functionality of the operative devices can include, for example, integrated circuits, physical sensors (e.g. temperature, pH, light, radiation, etc.), biological sensors, chemical sensors, amplifiers, A/D and D/A converters, optical collectors, electro-mechanical transducers, piezoelectric actuators, light emitting electronics (e.g., LEDs), and any combination thereof. A purpose and an advantage of using one or more standard ICs (e.g., CMOS on single crystal silicon) is to use high-quality, high-performance, and high-functioning circuit components that are readily accessible and mass-produced with well-known processes, and which provide a range of functionality and generation of data far superior to that produced by passive means. The discrete islands may range from about, but not limited to, 10-100 micrometers (μm) in size measured on an edge or by diameter.


Referring now to the drawings, wherein like reference numerals refer to like components throughout the several views, FIG. 1 illustrates an example of a flexible integrated circuit (IC) system, designated generally as 10, which may be adapted as or integrated into an “extremely stretchable” IC apparatus. Many of the disclosed concepts are discussed with reference to the representative systems depicted in the drawings; the systems illustrated herein, however, are provided merely as exemplary applications by which the various inventive aspects and features of this disclosure can be applied. Thus, the novel aspects and features of the present disclosure are not per se limited to the particular arrangements and components presented in the drawings. Moreover, only selected components of the system(s) have been shown and will be described in additional detail hereinbelow. Nevertheless, the systems and devices discussed herein can include numerous additional and alternative features, and other well-known peripheral components, for example, for carrying out the various methods and functions disclosed herein. Some of the illustrated components are optional and, thus, can be removed.


The flexible IC system 10 of FIG. 1 comprises various electronic components (collectively referred to as “circuitry”), such as a laminated battery 12, a set of microchips 14, a sensor 16, a sensor hub 18, antenna 20, and an assortment of integrated passive devices (IPD) 22A, 22B and 22C. The circuitry is applied, secured, embedded or otherwise affixed to substrate 24, which is flexible—e.g., stretchable, bendable and/or compressible—as described herein. As such, the substrate 24 can be made of a plastic material or an elastomeric material, or combinations thereof. Examples of suitable flexible elastomers for the IC substrate material include polymeric organosilicon compounds (commonly referred to as “silicones”), including Polydimethylsiloxane (PDMS). Other non-limiting examples of materials suitable for the substrate 24 include polyimide, photopatternable silicon, SU8 polymer, PDS polydustrene, parylene and its derivatives and copolymers (parylene-N), ultrahigh molecular weight polyethylene, polyether ether ketones (PEEK), polyurethanes, polylactic acid, polyglycolic acid, polymer composites, silicones/siloxanes, polytetrafluoroethylene, polyamic acid, polymethyl acrylate, and combinations thereof. The substrate 24 can take on any possible number of shapes, sizes, and configurations. In the illustrated example, the substrate is substantially flat and, in some embodiments, configured to be an elongated sheet or strip.


The circuitry of FIG. 1 comprises one or more sensors 16 (also termed “sensor devices”) to detect any of various parameters. These parameters can include, in any combination, thermal parameters (e.g., temperature), optical parameters (e.g., infrared energy), electrochemical and biochemical parameters, such as pH, enzymatic activity, blood components (e.g., glucose), ion concentrations, and protein concentrations, electrical parameters (e.g., resistance, conductivity, impedance, etc.), acoustic parameters, tactile parameters (e.g., pressure, surface characteristics, or other topographic features), etc. In this regard, one or more of the sensors 16 may be a thermocouple, a silicon band gap temperature sensor, a thin-film resistance temperature device, an LED emitter, a photodetector, a piezoelectric sensor, an ultrasonic sensor, an ion sensitive field effect transistor, etc. For some implementations, one or more of the sensors 16 can be coupled to a differential amplifier and/or a buffer and/or an analog to digital converter. The sensor hub 18, which may be in the nature of a microcontroller or digital signal processor (DSP), operates to integrate data signals from the sensor(s) 16 and process such signals. Signals from the sensor(s) 16 can be processed using multiplexing techniques, and can be switched into and processed by one or a few amplifier/logic circuits, including one or more of the microchips 14.


Battery 12 acts as a power source to supply power to the circuitry in the flexible IC system 10 of FIG. 1. Any suitable battery which is small in size and has a sufficiently long life with a suitable amp-hour capacity may be employed. It is also within the scope of this disclosure to employ alternative means for powering the system 10, including external power supplies. According to some embodiments, the flexible IC system 10 also includes a data transmission facility with an RF antenna 20 to wirelessly communicate with external devices. The antenna 20 can take on various forms, including a printed trace antenna coil with vias, which may be operable as a low frequency, high frequency or ultra-high frequency antenna. Other forms of wired and wireless signal transmission are also within the scope of this disclosure. Each integrated passive device (IPD) 22A-22C may comprise, as some non-limiting examples, a filter, a transformer, a photodiode, LED, TUFT, electrode, semiconductor, duplexer, coupler, phase shifter, thin-film device, circuit element, control elements, capacitors, resistors, inductors, buffer or other passive component. IPD's 22A-22C can be fabricated as standalone devices each having a silicon chip that may be connected to an active integrated circuit (e.g., a microprocessor).


For embodiments where the substrate 24 is stretchable or compressible, the illustrated circuitry is configured in applicable manners, such as those described herein, to be stretchable or compressible and/or to accommodate such stretching/compressing of the substrate 24. Similarly, for embodiments where the substrate 24 is bendable, but not necessarily stretchable, the illustrated circuitry is configured in applicable manners, such as those described herein, to be bendable and/or accommodate such bending of the substrate. For example, each of the illustrated modules or “islands” is connected to one or more adjacent modules with flexible wirebonded interconnects, some of which are designated generally as 26 in FIG. 1. The connection point of the individual interconnects to a device island may be anywhere along the device island edge, or may be at a point on the top surface of the device island (i.e., the surface opposite the substrate 24). The bond wires 26 are attached to externally mounted bond pads 28 on the modules and extend to a corresponding externally mounted bond pad 28 on an adjacent module. The bond wires can be attached through any known wirebonding technique, such as: ultrasonic bonding which uses a combination of pressure and ultrasonic vibration bursts to form a metallurgical cold weld; thermocompression bonding which uses a combination of pressure and elevated temperature to form a weld; and thermosonic bonding which uses a combination of pressure, elevated temperature, and ultrasonic vibration bursts to form a weld joint.


Turning next to FIG. 2, there is shown a cross-sectional illustration of a representative flexible electronic circuit system, designated generally as 100, with multi-layer IC modules connected via pliant wirebonded interconnects. While differing in appearance, the flexible IC system 100 of FIG. 2 can take on any of the various forms, optional configurations, and functional alternatives described herein with respect to the examples shown in FIGS. 1 and 3-5, and thus can include any of the corresponding options and features. Like the system 10 of FIG. 1, for example, the system 100 of FIG. 2 may be configured as an ultrathin, extremely stretchable integrated circuit system. Moreover, system 100 comprises an assortment of discrete devices—e.g., first, second and third discrete devices 102A, 102B and 102C—that are arranged in a “device island” arrangement and electrically coupled by pliant wirebonded interconnects. It is contemplated that the system 100 comprise greater or fewer than the three discrete devices shown in FIG. 2, each of which may take on alternative forms and configurations.


In the embodiment of FIG. 2, each of the discrete devices 102A-102C includes a flexible multi-layer integrated circuit (IC) package capable of performing one or more of the functions described herein. The multi-layer IC package of each discrete device, for example, includes a respective microchip—first, second and third microchips 104A, 104B and 104C—embedded in or on a respective flexible polymeric substrate—first, second and third substrates 106A, 106B and 106C. The polymeric substrates 106A-106C may be fabricated in any industry-recognized manner and from any of the materials described above with respect to the substrate 24 of FIG. 1. Optionally, the substrates 106A-106C may be fabricated from a liquid crystal polymer or a polyimide polymer, such as KAPTON® film available from DuPont™. The polymeric substrate can have a thickness of about 60 μm to about 85 μm or, in some embodiments, about 25 μm to about 50 μm or, in some embodiments, about 7 μm to about 10 μm. Each substrate may also comprise a layer of a flexible polymer disposed on a layer of conductive material, such as copper, gold, aluminum, or some combination thereof. In an example, PCB metal layers can be patterned on opposing sides of the polymeric substrate 106A-106C.


One or more or all of the microchips 104A-104C may be a “thin chip” configuration with a thickness of about 2-7 μm or, in some embodiments, a thickness of about 5-7 μm or, in some embodiments, a thickness of about 3-5 μm or, in some embodiments, a thickness of about 2-3 μm. In the representative systems, methods and devices described herein, each thin chip can be one or more passive electronic devices and/or one or more active electronic devices. By comparison, a thin chip may be fabricated onto a silicon-based semiconductor die 104 with a thickness of approximately 35-50 μm or, in some embodiments, a thickness of approximately 15-25 μm or, in some embodiments, a thickness of approximately 10-15 μm, for example. Non-limiting examples of devices that can be embedded according to any of the principles described herein include an amplifier, a transistor, a photodiode array, a photodetector, a sensor, a light-emitting device, a photovoltaic device, a semiconductor laser array, an optical imaging device, a logic gate array, a microprocessor, an opto-electronic device, a microelectromechanical device, a microfluidic device, a nanoelectromechanical device, a thermal device, or other device structures.


A pair of adhesive layers is disposed on opposing sides of the flexible polymeric substrates 106A-106C of the multi-layer IC package of each discrete device 102A-102C. In an example, the first flexible multi-layer IC package includes a first pair of adhesive layers 108A, each of which is attached to a respective side of the first polymeric substrate 106A. Likewise, the second flexible multi-layer IC package includes a second pair of adhesive layers 108B, each of which is attached to a respective side of the second polymeric substrate 106B. In addition, the third multi-layer IC package includes a third pair of adhesive layers 108C, each of which is attached to a respective side of the third polymeric substrate 106C. Each layer of adhesive can have a thickness of about 8 μm to about 35 μm or, in some embodiments, about 20 μm to about 35 μm or, in some embodiments, about 12 μm to about 15 μm or, in some embodiments, about 8 μm to about 10 μm. The adhesive can be a conductive adhesive or a non-conductive (dielectric) adhesive that is configured to withstand the temperatures of further processing. Conductive adhesive can be used to establish electrical communication between the conductive material of the substrate and conductive contact pads on the top surface of the thin chip. In an example, the adhesive layers 108A-108C can be a fluropolymer adhesive, a polyimide (PI) adhesive, an epoxy adhesive, or an acrylic adhesive, such as PYRALUX® Bond-Ply available from DuPont™. Optionally, the material of adhesive layer can be selected such that it is a non-conductive electrical insulator capable of adhering the adjacent layers. Each multi-layer IC package may optionally include additional adhesive layers, as represented in FIG. 2 by the additional pair of adhesive layers 108D attached to the outer surfaces of the first adhesive layers 108A. With the additional layers, the total thickness of the adhesive may be as large as 85 μm, according to some embodiments.


As illustrated in FIG. 2, the flexible multi-layer IC package of each discrete device 102A-102C further comprises a pair of electrically conductive (polymeric or metallic) layers on opposing sides of the flexible polymeric substrates 106A-106C. For example, the first flexible multi-layer IC package includes a first pair of metallic sheets 110A attached via the first adhesive layers 108A to the first flexible polymeric substrate 106A. Likewise, the second multi-layer IC package includes a second pair of metallic sheets 110B attached via the second adhesive layers 108B to the second flexible polymeric substrate 106B. In addition, the third multi-layer IC package includes a third pair of metallic sheets 110C attached via the third adhesive layers 108C to the third flexible polymeric substrate 106C. Each metallic sheet can have a thickness of about 5 μm to about 20 μm or, in some embodiments, about 15 μm to about 20 μm or, in some embodiments, about 10 μm to about 12 μm or, in some embodiments, about 5 μm to about 8 μm. Electrically conductive metallic layers can be fabricated, for example, from copper or aluminum or a combination thereof.


One or more vias can be generated as channels (e.g., with a laser drill) extending through outer layers of each flexible multi-layer IC package to allow for conductive connections between different layers of the multi-layer stack. In FIG. 2, for example, the first multi-layer IC package includes a first pair of vias 112A that extend through a (top) conductive sheet 110A and corresponding (top) adhesive layer 108A to the first microchip 104A. In the same vein, the second multi-layer IC package includes a second pair of vias 112B that extend through a (top) conductive sheet 110B and corresponding (top) adhesive layer 108B to the second microchip 104B. Likewise, the third multi-layer IC package includes a third pair of vias 112C that extend through a (top) conductive sheet 110C and corresponding (top) adhesive layer 108C to the second microchip 104C. Once these vias have been created, the vias can be electroplated or filled through sputtering or other known technique to create electrical connections from the top conductive layer to an electrical contact pad of the chip. The conductive layers can then be patterned and an overlay can be applied to the outer surface of each conductive layer. In some implementations, the overlay is non-conductive polymer.


On the outer surface of each discrete device 102A-102C are one or more electrical connection pads 114A, 114B and 114C, respectively, for electrically coupling with adjacent devices. By way of non-limiting example, the first discrete device 102A is shown with two electrical connection pads 114A on the top surface of the first multi-layer IC package to provide electrical communication with the first microchip 104A, while the second discrete device 102B is shown with two electrical connection pads 114B on the top surface of the second multi-layer IC package to provide electrical communication with the second microchip 104B. Similarly, the third discrete device 102C is shown with at least one electrical connection pad 114C on the top surface of the third multi-layer IC package to provide electrical communication with the third microchip 104C. Optionally, the first discrete device 102A includes a corresponding set of surface-mount-technology (SMT) components 118A mounted on the first outer surface of the first flexible multi-layer IC package, and the second discrete device 102B includes a second set of SMT components 118B mounted on the outer surface of the second flexible multi-layer IC package.


It is contemplated that one or more or all of the illustrated multi-layer IC packages comprise additional or fewer layers than the sandwich constructions shown in FIG. 2. It should also be noted that the use of the term “layer” in the description and claims does not necessarily require that particular segment of the sandwich construction be continuous or span the entirety of (i.e., be coextensive with) all remaining layers unless otherwise explicitly stated in the claims. While preferable in some applications, it is not necessary in practice that the adhesive layers of each package be fabricated from the same material and the conductive layers be fabricated from the same material. Moreover, the individual packages may be vacuum laminated as discrete, unitary structures prior to electrical coupling with one or more adjacent devices.


Discrete flexible interconnects are attached to and electrically connect the electrical connection pad of one discrete device to the electrical connection pad of another discrete device. In accord with the flexible IC system 100 of FIG. 2, a discrete flexible interconnect in the form of a curvilinear wirebond 120AB is attached or coupled to and electrically connects a first (right) electrical connection pad 114A of the first discrete device 102A to a second (left) electrical connection pad 114B of the second discrete device 102B. Likewise, a discrete flexible interconnect in the form of a curvilinear wirebond 120AC is attached or coupled to and electrically connects a first (left) electrical connection pad 114A of the first discrete device 102A to a third (right) electrical connection pad 114C of the third discrete device 102C. In the illustrated example, the flexible interconnects each comprise one or more pliant metal wires, e.g., made from copper or gold with a circular cross-section, each of which may comprise in-plane loops (one of which can be seen to the far right in FIG. 2) or out-of-plane-loops, or both, that increase the elasticity of the wire. Examples of such in-plane loops and out-of-plane-loops are depicted and described in commonly owned U.S. Pat. No. 8,536,667, which is incorporated herein by reference in its entirety and for all purposes. Any in-plane or out-of-plane loops help to ensure a sufficient degree of stretchability and flexibility. These wirebonded interconnects are fabricated separately from and subsequently attached to the discrete flexible IC modules (e.g., using thermosonic wirebonding techniques). Proper solder joints and welds are created to attach the interconnects to the externally mounted pads and thereby ensure reliability of the interconnects.



FIG. 3 illustrates another representative flexible electronic circuit system, designated generally as 200, with multi-layer IC modules that are connected via pliant multi-layer polymeric interconnects. Like reference numerals are used in FIGS. 3 and 4 to indicate similar structure from FIG. 2. For example, the system 200 of FIG. 3 and the system 300 of FIG. 4 each comprises a similar assortment of discrete devices—e.g., first, second and third discrete devices 102A, 102B and 102C—that are arranged in a “device island” arrangement and electrically coupled by pliant electrical interconnects. Moreover, the flexible IC systems 200 and 300 can take on any of the various forms, optional configurations, and functional alternatives described herein with respect to the other examples shown in the figures, and vice versa, unless explicitly or logically prohibited.


Discrete flexible interconnects mechanically attach to and electrically connect the electrical connection pads of one discrete device to the electrical connection pads of other discrete devices in FIG. 3. The top side of each module 102A-102C is provided with a connection pad 114A, 114B, 114C for electrically connecting to other packages. According to the illustrated example, a first discrete flexible interconnect in the form of a pliant multi-layer semiconductor 220AB is attached or coupled to and electrically connects a first (right) electrical connection pad 114A of the first discrete device 102A to a second (left) electrical connection pad 114B of the second discrete device 102B. Likewise, a second discrete flexible interconnect in the form of a pliant multi-layer semiconductor 220AC is attached to and electrically connects a first (left) electrical connection pad 114A of the first discrete device 102A to a third (right) electrical connection pad 114C of the third discrete device 102C. According to some embodiments, the first discrete flexible interconnect in the form of a pliant multi-layer semiconductor 220AB and the second discrete flexible interconnect in the form of a pliant multi-layer semiconductor 220AC are attached to respective electrical connection pads 114A, 114B, 114C using a traditional solder attach.


The discrete flexible IC modules 102A-102C are built as separate packages with the IC embedded in the substrate. Interconnects 220AB, 220AC are manufactured in separate PCB flex substrates from the IC modules 102A-102C, and can be cut with a serpentine or other non-linear shape to provide stretchability. Examples of interconnects with serpentine shapes are depicted and described in U.S. Pat. Nos. 8,389,862 and 8,729,524, both of which are incorporated herein by reference in their respective entireties and for all purposes. The top side of each module 102A-102C is provided with a connection pad 114A, 114B, 114C for electrically connecting to other packages. Any SMT components required for a particular IC can be mounted on the top surface of the package. It is possible to stack flexible modules on top of each other similar to Package-on-Package (PoP) technology using appropriate solder, etc. Examples of semiconductor devices having package-on-package (POP) configurations are disclosed in U.S. Pat. Nos. 7,696,618 and 7,250,675, both of which are incorporated herein by reference in their respective entireties. In so doing, the input-output connection points (I/Os) for each package can be minimized so as to restrict the number of required interconnections.


The flexible multi-layer IC package of the first discrete device 102A, the flexible multi-layer IC package of the second discrete device 102B, and the multi-layer semiconductors of each flexible interconnect 220AB, 220AC may all comprise common layers of materials, according to some embodiments. For instance, according to some embodiments, each interconnect 220AB, 220AC comprises a polymeric substrate 206A and 206B, respectively, that may be fabricated from a liquid crystal polymer or a polyimide polymer, such as KAPTON® film. According to some embodiments, the flexible interconnects 220AB, 220AC further comprise a pair of electrically conductive (polymeric or metallic) layers 210A and 210B, respectively, on opposing sides of the flexible polymeric substrates 206A, 206B. These electrically conductive layers can be fabricated, for example, from copper or aluminum or a combination thereof. First and second pairs of adhesive layers 208A and 208B are disposed on opposing sides of the flexible polymeric substrates 206A, 206B, respectively, covering one of the conductive layers 210A, 210B. Similar to the adhesive layers 108A-108C of the discrete devices 102A-102C, the adhesive layers 208A, 208B of the flexible interconnects 220AB, 220AC can be a fluropolymer adhesive, a polyimide (PI) adhesive, an epoxy adhesive, or an acrylic adhesive, such as PYRALUX® Bond-Ply.



FIG. 4 illustrates yet another representative flexible electronic circuit system, designated generally as 300, this time utilizing pliant conductive-paste-based interconnects to connect the discrete multi-layer IC modules. According to the illustrated example, a first discrete flexible interconnect in the form of a conductive substrate fabricated from an electrically conductive paste 320AB is attached or coupled to and electrically connects a first (right) electrical connection pad 114A of the first discrete device 102A to a second (left) electrical connection pad 114B of the second discrete device 102B. Likewise, a second discrete flexible interconnect in the form of a conductive substrate fabricated from an electrically conductive paste 320AC is attached or coupled to and electrically connects a first (left) electrical connection pad 114A of the first discrete device 102A to a third (right) electrical connection pad 114C of the third discrete device 102C. Each flexible interconnect 320AB, 320AC may comprise a web of metallic interconnects (e.g., copper or gold or a conductive polymer or paste) that printed or otherwise patterned, for example, using screen print or ink jet printing techniques onto the substrate.



FIG. 5 illustrates a representative method 400 for manufacturing flexible integrated circuits. This method will be described with reference to the various configurations and features shown in FIGS. 1 through 4 of the drawings; such reference is being provided purely by way of explanation and clarification. At block 401, the method 400 includes embedding a thin die in large panels, punching out known good flexible parts or “KGFP,” and sorting into waffle trays. Thus, the individual circuits can be tested before being punched out thereby reducing the potential for distributing malfunctioning parts. Next, the method 400 includes picking and placing the flex packages (e.g., the KGFP's are identified and sorted while any malfunctioning circuits are left) onto temporary rigid substrates (reusable substrate with disposable adhesive), as indicated at block 403. The adhesive strength can be modulated by light and/or heat. At block 405, wirebond flex package assemblies are placed on rigid substrates as a temporary carrier for copper wirebonding. The method 400 proceeds to block 407 to encapsulate the top side of the devices and remove the temporary substrate from the bottom. Block 409 includes encapsulating the bottom side of the devices and die cutting.


Also presented herein is a method for assembling flexible integrated circuits. This method includes, in any logical order and any logical combination: providing a first discrete device with a first flexible multi-layer integrated circuit (IC) package including a first outer surface with a first electrical connection pad; providing a second discrete device with a second flexible multi-layer integrated circuit (IC) package including a second outer surface with a second electrical connection pad; and electrically connecting a discrete flexible interconnect to the first electrical connection pad of the first discrete device and the second electrical connection pad of the second discrete device. The flexible interconnect may comprise one or more pliant metal wires. Optionally or alternatively, the flexible interconnect comprises a pliant multi-layer semiconductor or a conductive substrate fabricated from an electrically conductive paste. The first multi-layer IC package may comprise a first microchip embedded in or on a first flexible polymeric substrate, a first adhesive layer on the first flexible polymeric substrate, and a first conductive sheet attached to the first flexible polymeric substrate by the first adhesive layer. Likewise, the second flexible multi-layer IC package may comprise a second microchip embedded in or on a second flexible polymeric substrate, a second adhesive layer on the second flexible polymeric substrate, and a second conductive sheet attached to the second flexible polymeric substrate by the first adhesive layer.


In some embodiments, the aforementioned methods each includes at least those steps shown in FIG. 5 and/or those steps enumerated above. It is also within the scope and spirit of the present disclosure to omit steps, include additional steps, and/or modify the order presented herein. It should be further noted that each of the foregoing methods can be representative of a single sequence of related steps; however, it is expected that each of these methods will be practiced in a systematic and repetitive manner.


The present disclosure is not limited to the precise construction and compositions disclosed herein; any and all modifications, changes, and variations apparent from the foregoing descriptions are within the spirit and scope of the disclosure as defined in the appended claims. Moreover, the present concepts expressly include any and all combinations and subcombinations of the preceding elements and aspects.

Claims
  • 1. A flexible integrated circuit system comprising: a first discrete device with a first flexible multi-layer integrated circuit (IC) package including a first outer surface with a first electrical connection pad, a first flexible polymeric substrate, a first microchip embedded in or on the first flexible polymeric substrate, a first adhesive layer on the first flexible polymeric substrate, and a first conductive layer coupled to the first adhesive layer;a second discrete device with a second flexible multi-layer integrated circuit (IC) package including a second outer surface with a second electrical connection pad, a second flexible polymeric substrate, a second microchip embedded in or on the second flexible polymeric substrate, a second adhesive layer on the second flexible polymeric substrate, and a second conductive layer coupled to the second adhesive layer; anda discrete flexible interconnect attached to and electrically connecting the first electrical connection pad of the first discrete device to the second electrical connection pad of the second discrete device.
  • 2. The flexible integrated circuit system of claim 1, wherein the discrete flexible interconnect comprises one or more pliant metal wires.
  • 3. The flexible integrated circuit system of claim 2, wherein the one or more pliant metal wires comprise in-plane loops or out-of-plane-loops, or both, configured to increase flexibility.
  • 4. The flexible integrated circuit system of claim 1, wherein the discrete flexible interconnect comprises a pliant multi-layer semiconductor.
  • 5. The flexible integrated circuit system of claim 4, wherein the first flexible multi-layer IC package, the second flexible multi-layer IC package, and the pliant multi-layer semiconductor of the discrete flexible interconnect all comprise common layers of materials.
  • 6. The flexible integrated circuit system of claim 1, wherein the discrete flexible interconnect includes a conductive substrate fabricated from an electrically conductive paste.
  • 7. The flexible integrated circuit system of claim 6, wherein the discrete flexible interconnect comprises a web of metallic interconnects printed onto the substrate.
  • 8. The flexible integrated circuit system of claim 1, wherein the first flexible multi-layer IC package further comprises a first via extending through the first conductive layer and the first adhesive layer to the first microchip, and the second flexible multi-layer IC package further comprises a second via extending through the second conductive layer and the second adhesive layer to the second microchip.
  • 9. The flexible integrated circuit system of claim 1, wherein the first flexible multi-layer IC package includes a first set of surface-mount-technology (SMT) components mounted on the first outer surface, and the second flexible multi-layer IC package includes a second set of SMT components mounted on the second outer surface.
  • 10. The flexible integrated circuit system of claim 1, wherein the discrete flexible interconnect maintains substantially identical electrical conductivity when stretched up to approximately 100% or bent up to approximately 180 degrees, or both.
  • 11. An extremely flexible integrated circuit apparatus comprising: a first flexible multi-layer integrated circuit (IC) package including: a first flexible polymeric substrate;a first microchip embedded in or on the first flexible polymeric substrate;a first pair of adhesive layers, each on a respective side of the first flexible polymeric substrate;a first pair of conductive sheets, each coupled to the first flexible polymeric substrate by a respective one of the first adhesive layers; anda first electrical connection pad attached or coupled to an outer surface of one of the first conductive sheets;a second flexible multi-layer integrated circuit (IC) package, which is separate and distinct from the first flexible multi-later IC package, including: a second flexible polymeric substrate;a second microchip embedded in or on the second flexible polymeric substrate;a second pair of adhesive layers, each on a respective side of the second flexible polymeric substrate;a second pair of conductive sheets, each coupled to the second flexible polymeric substrate by a respective one of the second adhesive layers; anda second electrical connection pad attached or coupled to an outer surface of one of the second conductive sheets; anda flexible interconnect separate and distinct from the first and second flexible multi-layer IC packages, the flexible interconnect electrically connecting the first electrical connection pad to the second electrical connection pad.
  • 12. A method for assembling flexible integrated circuits, the method comprising: providing a first discrete device with a first flexible multi-layer integrated circuit (IC) package including a first outer surface with a first electrical connection pad, a first flexible polymeric substrate, a first microchip embedded in or on the first flexible polymeric substrate, a first adhesive layer on the first flexible polymeric substrate, and a first conductive sheet attached to the first flexible polymeric substrate by the first adhesive layer;providing a second discrete device with a second flexible multi-layer integrated circuit (IC) package including a second outer surface with a second electrical connection pad; andelectrically connecting a discrete flexible interconnect to the first electrical connection pad of the first discrete device and the second electrical connection pad of the second discrete device.
  • 13. The method of claim 12, wherein the discrete flexible interconnect comprises one or more pliant metal wires.
  • 14. The method of claim 12, wherein the discrete flexible interconnect comprises a pliant multi-layer semiconductor.
  • 15. The method of claim 12, wherein the discrete flexible interconnect includes a conductive substrate fabricated from an electrically conductive paste.
  • 16. The method of claim 12, wherein the second flexible multi-layer IC package comprises a second flexible polymeric substrate, a second microchip embedded in or on the second flexible polymeric substrate, a second adhesive layer on the second flexible polymeric substrate, and a second conductive sheet attached to the second flexible polymeric substrate by the first adhesive layer.
CLAIM OF PRIORITY AND CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of priority to U.S. Provisional Patent Application No. 62/060,147, which was filed on Oct. 6, 2014, and is incorporated herein by reference in its entirety.

US Referenced Citations (293)
Number Name Date Kind
3716861 Root Feb 1973 A
3805427 Epstein Apr 1974 A
4304235 Kaufman Dec 1981 A
4416288 Freeman Nov 1983 A
4558395 Yamada Dec 1985 A
4658153 Brosh Apr 1987 A
5050036 Oudick Sep 1991 A
5306917 Black Apr 1994 A
5326521 East Jul 1994 A
5331966 Bennett Jul 1994 A
5360987 Shibib Nov 1994 A
5454270 Brown Oct 1995 A
5491651 Janic Feb 1996 A
5567975 Walsh Oct 1996 A
5580794 Allen Dec 1996 A
5617870 Hastings Apr 1997 A
5776797 Nicewarner, Jr. Jul 1998 A
5811790 Endo Sep 1998 A
5817008 Rafert Oct 1998 A
5907477 Tuttle May 1999 A
6027958 Vu Feb 2000 A
6063046 Allum May 2000 A
6265090 Nishide Jul 2001 B1
6282960 Samuels et al. Sep 2001 B1
6343514 Smith Feb 2002 B1
6387052 Quinn May 2002 B1
6421016 Phillips Jul 2002 B1
6455930 Palanisamy Sep 2002 B1
6455931 Hamilton Sep 2002 B1
6567158 Falcial May 2003 B1
6641860 Kaiserman Nov 2003 B1
6775906 Silverbrook Aug 2004 B1
6784844 Boakes Aug 2004 B1
6936855 Harrah Aug 2005 B1
6965160 Cobbley Nov 2005 B2
6987314 Yoshida Jan 2006 B1
7141874 Nakatani Nov 2006 B2
7259030 Daniels Aug 2007 B2
7265298 Maghribi Sep 2007 B2
7302751 Hamburgen Dec 2007 B2
7337012 Maghribi Feb 2008 B2
7487587 Vanfleteren Feb 2009 B2
7491892 Wagner Feb 2009 B2
7521292 Rogers Apr 2009 B2
7557367 Rogers Jul 2009 B2
7618260 Daniel Nov 2009 B2
7622367 Nuzzo Nov 2009 B1
7649245 Zingher Jan 2010 B2
7656673 Fries Feb 2010 B1
7727228 Abboud Jun 2010 B2
7739791 Brandenburg Jun 2010 B2
7759167 Vanfleteren Jul 2010 B2
7960246 Flamand Jun 2011 B2
7982296 Nuzzo Jul 2011 B2
8097926 De Graff Jan 2012 B2
8129823 Tanikella Mar 2012 B2
8198621 Rogers Jun 2012 B2
8207473 Axisa Jun 2012 B2
8217381 Rogers Jul 2012 B2
8372726 De Graff Feb 2013 B2
8389862 Arora Mar 2013 B2
8431828 Vanfleteren Apr 2013 B2
8440546 Nuzzo May 2013 B2
8472207 Rendek, Jr. Jun 2013 B2
8536667 De Graff Sep 2013 B2
8552299 Rogers Oct 2013 B2
8664699 Nuzzo Mar 2014 B2
8679888 Rogers Mar 2014 B2
8729524 Rogers May 2014 B2
8754396 Rogers Jun 2014 B2
8865489 Rogers Oct 2014 B2
8879276 Wang Nov 2014 B2
8886334 Ghaffari Nov 2014 B2
8905772 Rogers Dec 2014 B2
9012784 Arora Apr 2015 B2
9082025 Fastert Jul 2015 B2
9105555 Rogers Aug 2015 B2
9105782 Rogers Aug 2015 B2
9119533 Ghaffari Sep 2015 B2
9123614 Graff Sep 2015 B2
9159635 Elolampi Oct 2015 B2
9168094 Lee Oct 2015 B2
9171794 Rafferty Oct 2015 B2
9186060 De Graff Nov 2015 B2
9209151 Chauhan Dec 2015 B2
9407798 Havskjold Aug 2016 B2
20010006252 Kim Jul 2001 A1
20010012918 Swanson Aug 2001 A1
20010021867 Kordis Sep 2001 A1
20020026127 Balbierz Feb 2002 A1
20020082515 Campbell Jun 2002 A1
20020094701 Biegelsen Jul 2002 A1
20020113739 Howard Aug 2002 A1
20020128700 Cross, Jr. Sep 2002 A1
20020145467 Minch Oct 2002 A1
20020151934 Levine Oct 2002 A1
20020158330 Moon Oct 2002 A1
20030017848 Engstrom Jan 2003 A1
20030045025 Coyle Mar 2003 A1
20030081392 Cady May 2003 A1
20030097165 Krulevitch May 2003 A1
20030120271 Burnside Jun 2003 A1
20030162507 Vatt Aug 2003 A1
20030214408 Grajales Nov 2003 A1
20030236455 Swanson Dec 2003 A1
20040006264 Mojarradi Jan 2004 A1
20040052052 Rivera Mar 2004 A1
20040085469 Johnson May 2004 A1
20040092806 Sagon May 2004 A1
20040106334 Suzuki Jun 2004 A1
20040135094 Niigaki Jul 2004 A1
20040138558 Dunki-Jacobs Jul 2004 A1
20040149921 Smyk Aug 2004 A1
20040178466 Merrill Sep 2004 A1
20040192082 Wagner Sep 2004 A1
20040201134 Kawai Oct 2004 A1
20040203486 Shepherd Oct 2004 A1
20040221370 Hannula Nov 2004 A1
20040243204 Maghribi Dec 2004 A1
20050021103 DiLorenzo Jan 2005 A1
20050067293 Naito Mar 2005 A1
20050070778 Lackey Mar 2005 A1
20050096513 Ozguz May 2005 A1
20050113744 Donoghue May 2005 A1
20050139683 Yi Jun 2005 A1
20050171524 Stern Aug 2005 A1
20050203366 Donoghue Sep 2005 A1
20060003709 Wood Jan 2006 A1
20060038182 Rogers Feb 2006 A1
20060071349 Tokushige Apr 2006 A1
20060084394 Engstrom Apr 2006 A1
20060106321 Lewinsky May 2006 A1
20060128346 Yasui Jun 2006 A1
20060154398 Qing Jul 2006 A1
20060160560 Josenhans Jul 2006 A1
20060248946 Howell Nov 2006 A1
20060257945 Masters Nov 2006 A1
20060264767 Shennib Nov 2006 A1
20060286785 Rogers Dec 2006 A1
20070027514 Gerber Feb 2007 A1
20070031283 Davis Feb 2007 A1
20070108389 Makela May 2007 A1
20070113399 Kumar May 2007 A1
20070123756 Kitajima May 2007 A1
20070270672 Hayter Nov 2007 A1
20080046080 Vanden Bulcke Feb 2008 A1
20080074383 Dean Mar 2008 A1
20080096620 Lee Apr 2008 A1
20080139894 Szydlo-Moore Jun 2008 A1
20080143379 Norman Jun 2008 A1
20080157235 Rogers Jul 2008 A1
20080193749 Thompson Aug 2008 A1
20080204021 Leussler Aug 2008 A1
20080211087 Mueller-Hipper Sep 2008 A1
20080237840 Alcoe Oct 2008 A1
20080259576 Johnson Oct 2008 A1
20080287167 Caine Nov 2008 A1
20080313552 Buehler Dec 2008 A1
20090000377 Shipps Jan 2009 A1
20090001550 Li Jan 2009 A1
20090015560 Robinson Jan 2009 A1
20090016032 Chow Jan 2009 A1
20090017884 Rotschild Jan 2009 A1
20090048556 Durand Feb 2009 A1
20090088750 Hushka Apr 2009 A1
20090107704 Vanfleteren Apr 2009 A1
20090154736 Lee Jun 2009 A1
20090184254 Miura Jul 2009 A1
20090204168 Kallmyer Aug 2009 A1
20090215385 Waters Aug 2009 A1
20090225751 Koenck Sep 2009 A1
20090261828 Nordmeyer-Massner Oct 2009 A1
20090273909 Shin Nov 2009 A1
20090283891 Dekker Nov 2009 A1
20090291508 Babu Nov 2009 A1
20090294803 Nuzzo Dec 2009 A1
20090302760 Tchakarov Dec 2009 A1
20090322480 Benedict Dec 2009 A1
20100002402 Rogers Jan 2010 A1
20100059863 Rogers Mar 2010 A1
20100072577 Nuzzo Mar 2010 A1
20100073669 Colvin Mar 2010 A1
20100087782 Ghaffari Apr 2010 A1
20100090781 Yamamoto Apr 2010 A1
20100090824 Rowell Apr 2010 A1
20100116526 Arora May 2010 A1
20100117660 Douglas May 2010 A1
20100178722 De Graff Jul 2010 A1
20100245011 Chatzopoulos Sep 2010 A1
20100271191 De Graff Oct 2010 A1
20100298895 Ghaffari Nov 2010 A1
20100317132 Rogers Dec 2010 A1
20100321161 Isabell Dec 2010 A1
20100327387 Kasai Dec 2010 A1
20110011179 Gustafsson Jan 2011 A1
20110034912 De Graff Feb 2011 A1
20110051384 Kriechbaum Mar 2011 A1
20110054583 Litt Mar 2011 A1
20110101789 Salter May 2011 A1
20110121822 Parsche May 2011 A1
20110140897 Purks Jun 2011 A1
20110175735 Forster Jul 2011 A1
20110184320 Shipps Jul 2011 A1
20110215931 Callsen Sep 2011 A1
20110218756 Callsen Sep 2011 A1
20110218757 Callsen Sep 2011 A1
20110220890 Nuzzo Sep 2011 A1
20110277813 Rogers Nov 2011 A1
20110306851 Wang Dec 2011 A1
20120016258 Webster Jan 2012 A1
20120051005 Vanfleteren Mar 2012 A1
20120052268 Axisa Mar 2012 A1
20120065937 De Graff Mar 2012 A1
20120074546 Chong Mar 2012 A1
20120087216 Keung Apr 2012 A1
20120091594 Landesberger Apr 2012 A1
20120092178 Callsen Apr 2012 A1
20120092222 Kato Apr 2012 A1
20120101413 Beetel Apr 2012 A1
20120101538 Ballakur Apr 2012 A1
20120108012 Yasuda May 2012 A1
20120157804 Rogers Jun 2012 A1
20120170231 Lee Jul 2012 A1
20120172697 Urman Jul 2012 A1
20120226130 De Graff Sep 2012 A1
20120244848 Ghaffari Sep 2012 A1
20120256308 Helin Oct 2012 A1
20120314382 Wesselmann Dec 2012 A1
20120316455 Rahman Dec 2012 A1
20120327608 Rogers Dec 2012 A1
20130041235 Rogers Feb 2013 A1
20130056862 Kim Mar 2013 A1
20130099358 Elolampi Apr 2013 A1
20130100618 Rogers Apr 2013 A1
20130118255 Callsen May 2013 A1
20130150693 D'angelo Jun 2013 A1
20130185003 Carbeck Jul 2013 A1
20130192356 De Graff Aug 2013 A1
20130200268 Rafferty Aug 2013 A1
20130211761 Brandsma Aug 2013 A1
20130214300 Lerman Aug 2013 A1
20130215467 Fein Aug 2013 A1
20130225965 Ghaffari Aug 2013 A1
20130237150 Royston Sep 2013 A1
20130245388 Rafferty Sep 2013 A1
20130274562 Ghaffari Oct 2013 A1
20130313713 Arora Nov 2013 A1
20130316442 Meurville Nov 2013 A1
20130316487 De Graff Nov 2013 A1
20130320503 Nuzzo Dec 2013 A1
20130321373 Yoshizumi Dec 2013 A1
20130335011 Bohringer Dec 2013 A1
20140001058 Ghaffari Jan 2014 A1
20140012160 Ghaffari Jan 2014 A1
20140012242 Lee Jan 2014 A1
20140021522 Lin Jan 2014 A1
20140022746 Hsu Jan 2014 A1
20140039290 De Graff Feb 2014 A1
20140097944 Fastert Apr 2014 A1
20140110859 Rafferty Apr 2014 A1
20140133179 Franklin May 2014 A1
20140140020 Rogers May 2014 A1
20140183698 Hsu Jul 2014 A1
20140188426 Fastert Jul 2014 A1
20140191236 Nuzzo Jul 2014 A1
20140216524 Rogers Aug 2014 A1
20140240932 Hsu Aug 2014 A1
20140249520 Ghaffari Sep 2014 A1
20140268594 Wang Sep 2014 A1
20140268780 Wang Sep 2014 A1
20140303452 Ghaffari Oct 2014 A1
20140340857 Hsu Nov 2014 A1
20140364794 Jordan Dec 2014 A1
20140374872 Rogers Dec 2014 A1
20140375465 Fenuccio Dec 2014 A1
20150001462 Rogers Jan 2015 A1
20150019135 Kacyvenski Jan 2015 A1
20150035680 Li Feb 2015 A1
20150069617 Arora Mar 2015 A1
20150099976 Ghaffari Apr 2015 A1
20150100135 Ives Apr 2015 A1
20150194817 Lee Jul 2015 A1
20150237711 Rogers Aug 2015 A1
20150241288 Keen Aug 2015 A1
20150260713 Ghaffari Sep 2015 A1
20150272652 Ghaffari Oct 2015 A1
20150286913 Fastert Oct 2015 A1
20150320472 Ghaffari Nov 2015 A1
20150335254 Fastert Nov 2015 A1
20150342036 Elolampi Nov 2015 A1
20150348942 Kim Dec 2015 A1
20150380848 Kato Dec 2015 A1
20160056102 Konchady Feb 2016 A1
Foreign Referenced Citations (58)
Number Date Country
103619590 Mar 2014 CN
0585670 Mar 1994 EP
2259062 Dec 2010 EP
H04 290489 Oct 1992 JP
05-087511 Apr 1993 JP
2009-170173 Jul 2009 JP
WO 9938211 Jul 1999 WO
WO 2005122285 Dec 2005 WO
WO 03021679 Mar 2006 WO
WO 2007003019 Jan 2007 WO
WO 2007116344 Oct 2007 WO
WO 2007136726 Nov 2007 WO
WO 2008030960 Mar 2008 WO
WO 2009111641 Sep 2009 WO
WO 2009114689 Sep 2009 WO
WO 2010036807 Apr 2010 WO
WO 2010042653 Apr 2010 WO
WO 2010042957 Apr 2010 WO
WO 2010046883 Apr 2010 WO
WO 2010056857 May 2010 WO
WO 2010081137 Jul 2010 WO
WO 2010082993 Jul 2010 WO
WO 2010102310 Sep 2010 WO
WO 2010132552 Nov 2010 WO
WO 2011003181 Jan 2011 WO
WO 2011041727 Apr 2011 WO
WO 2011084450 Jul 2011 WO
WO 2011084709 Jul 2011 WO
WO 2011127331 Oct 2011 WO
WO 2012125494 Sep 2012 WO
WO 2012166686 Dec 2012 WO
WO 2013010171 Jan 2013 WO
WO 2013022853 Feb 2013 WO
WO 2013033724 Mar 2013 WO
WO 2013034987 Mar 2013 WO
WO 2013049716 Apr 2013 WO
WO 2013052919 Apr 2013 WO
WO 2013170032 Nov 2013 WO
WO 2014007871 Jan 2014 WO
WO 2014058473 Apr 2014 WO
WO 2014059032 Apr 2014 WO
WO 2014106041 Jul 2014 WO
WO 2014110176 Jul 2014 WO
WO 2014130928 Aug 2014 WO
WO 2014130931 Aug 2014 WO
WO 2014186467 Nov 2014 WO
WO 2014197443 Dec 2014 WO
WO 2014205434 Dec 2014 WO
WO 2015021039 Feb 2015 WO
WO 2015054312 Apr 2015 WO
WO 2015077559 May 2015 WO
WO 2015080991 Jun 2015 WO
WO 2015102951 Jul 2015 WO
WO 2015103483 Jul 2015 WO
WO 2015103580 Jul 2015 WO
WO 2015127458 Aug 2015 WO
WO 2015134588 Sep 2015 WO
WO 2015138712 Sep 2015 WO
Non-Patent Literature Citations (21)
Entry
Carvalhal et al., “Electrochemical Detection in a Paper-Based Separation Device”, Analytical Chemistry, vol. 82, No. 3, (1162-1165) (4 pages) (Jan. 7, 2010).
Demura et al., “Immobilization of Glucose Oxidase with Bombyx Mori Silk Fibroin by Only Stretching Treatment and its Application to Glucose Sensor,” Biotechnology and Bioengineering, vol. 33, 598-603 (6 pages) (1989).
Ellerbee et al., “Quantifying Colorimetric Assays in Paper-Based Microfluidic Devices by Measuring the Transmission of Light through Paper,” Analytical Chemistry, vol. 81, No. 20 8447-8452, (6 pages) (Oct. 15, 2009).
Halsted, “Ligature and Suture Material,” Journal of the American Medical Association, vol. LX, No. 15, 1119-1126, (8 pages) (Apr. 12, 1913).
Kim et al., “Complementary Metal Oxide Silicon Integrated Circuits Incorporating Monolithically Integrated Stretchable Wavy Interconnects,” Applied Physics Letters, vol. 93, 044102-044102.3 (3 pages) (Jul. 31, 2008).
Kim et al., “Dissolvable Films of Silk Fibroin for Ultrathin Conformal Bio-Integrated Electronics,” Nature, 1-8 (8 pages) (Apr. 18, 2010).
Kim et al., “Materials and Noncoplanar Mesh Designs for Integrated Circuits with Linear Elastic Responses to Extreme Mechanical Deformations,” PNAS, vol. 105, No. 48, 18675-18680 (6 pages) (Dec. 2, 2008).
Kim et al., “Stretchable and Foldable Silicon Integrated Circuits,” Science, vol. 320, 507-511 (5 pages) (Apr. 25, 2008).
Kim et al., “Electrowetting on Paper for Electronic Paper Display,” ACS Applied Materials & Interfaces, vol. 2, No. 11, (3318-3323) (6 pages) (Nov. 24, 2010).
Ko et al., “A Hemispherical Electronic Eye Camera Based on Compressible Silicon Optoelectronics,” Nature, vol. 454, 748-753 (6 pages) (Aug. 7, 2008).
Lawrence et al., “Bioactive Silk Protein Biomaterial Systems for Optical Devices,” Biomacromolecules, vol. 9, 1214-1220 (7 pages) (Nov. 4, 2008).
Meitl et al., “Transfer Printing by Kinetic Control of Adhesion to an Elastomeric Stamp,” Nature, vol. 5, 33-38 (6 pages) (Jan. 2006).
Omenetto et al., “A New Route for Silk,” Nature Photonics, vol. 2, 641-643 (3 pages) (Nov. 2008).
Omenetto et al., “New Opportunities for an Ancient Material,” Science, vol. 329, 528-531 (5 pages) (Jul. 30, 2010).
Siegel et al., “Foldable Printed Circuit Boards on Paper Substrates,” Advanced Functional Materials, vol. 20, No. 1, 28-35, (8 pages) (Jan. 8, 2010).
Tsukada et al., “Structural Changes of Silk Fibroin Membranes Induced by Immersion in Methanol Aqueous Solutions,” Journal of Polymer Science, vol. 32, 961-968 (8 pages) (1994).
Wang et al., “Controlled Release From Multilayer Silk Biomaterial Coatings to Modulate Vascular Cell Responses” Biomaterials, 29, 894-903 (10 pages) (Nov. 28, 2008).
International Search Report, PCT/US2015/053647, 2 pages (Jan. 7, 2016).
Written Opinion, PCT/US2015/053647, 7 pages (Jan. 7, 2016).
Cauwe M. et al., “Flexible and Stretchable Circuit Technologies for Space Applications,” 5th Electronic Materials, Processes and Packaging for Space, May 22, 2014, XP055449783, downloaded at https://escies.org/download/webDocumentFile?id=61963 (18 pages).
European Patent Office, Extended European Search Report in European Patent Application No. 15848328.9, dated Feb. 20, 2018 (10 pages).
Related Publications (1)
Number Date Country
20160099227 A1 Apr 2016 US
Provisional Applications (1)
Number Date Country
62060147 Oct 2014 US