Since the invention of the integrated circuit (IC), the semiconductor industry has experienced continued rapid growth due to continuous improvements in the integration density of various electronic components (i.e., transistors, diodes, resistors, capacitors, etc.). For the most part, this improvement in integration density has come from repeated reductions in minimum feature size, which allows more components to be integrated into a given area.
These integration improvements are essentially two-dimensional (2D) in nature, in that the volume occupied by the integrated components is essentially on the surface of the semiconductor wafer. Although dramatic improvement in lithography has resulted in considerable improvement in 2D IC formation, there are physical limits to the density that can be achieved in two dimensions. One of these limits is the minimum size needed to make these components. Also, when more devices are put into one chip, more complex designs are required.
In an attempt to further increase circuit density, three-dimensional (3D) ICs have been investigated. In a typical formation process of a 3D IC, two dies are bonded together and electrical connections are formed between each die and contact pads on a substrate. For example, one attempt involved bonding two dies on top of each other. The stacked dies were then bonded to a carrier substrate and wire bonds electrically coupled contact pads on each die to contact pads on the carrier substrate.
Another 3D package utilized packaging-on-packaging (PoP) or interposer techniques for stacking dies to reduce form factor. PoP typically includes one packaged die placed over another packaged die, wherein the dies are electrically coupled by solder bumps. The bottom die is then electrically coupled to a packaging substrate. PoP packages, however, are difficult to decrease the form factor. Additionally, packages utilizing an interposer are limited by the pin count to the substrate.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
This disclosure relates generally to semiconductor devices and, more particularly, to 3D semiconductor packages using an interposer.
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the embodiments, and do not limit the scope of the disclosure.
Referring first to
The interposer 102 is further attached to a substrate 112, which may be, for example, a packaging substrate, another die/wafer, a printed-circuit board, a high-density interconnect, or the like. Through substrate vias (TSVs) 114 in the interposer 102 provide an electrical connection between the first integrated circuit die 104 and the second integrated circuit die 108, as well as between the substrate 112 and one or both of the first integrated circuit die 104 and the second integrated circuit die 108 via a third set of conductive bumps 116. TSVs 118 in the substrate 112 provide an electrical connection between the third set of conductive bumps 116 and a set of conductive balls 120, which may in turn be connected to another substrate (not shown).
The substrate 112 may be any suitable substrate, such as a 1/2/1 laminate substrate, a 4-layer laminate substrate, or the like. Redistribution lines (RDLs), indicated generally by lines 122, within the substrate 112 allow for a different pin configuration as well as a larger conductive ball 120.
The substrate 112 also includes a cavity 224 such that the second integrated circuit die 108 extends into the cavity 224 formed in the underlying substrate 112. As a result of the cavity 224, the size of the third set of conductive bumps may be smaller than what would be possible using a substrate without a cavity, because the size of the third set of conductive bumps no longer needs to be greater than the thickness of the second integrated circuit die 108. It should also be noted that because the size of the third set of conductive bumps may be smaller, it may be possible to increase the pin count available for a same size of interposer 102. As a result, a thinner overall package may be possible.
The first integrated circuit die 104 and the second integrated circuit die 108 may be any suitable integrated circuit die for a particular application. For example, one of the first integrated circuit die 104 and the second integrated circuit die 108 may be a memory chip, such as a DRAM, SRAM, NVRAM, and/or the like, while the other die may be a logic circuit. In an embodiment such as this example, the second integrated circuit die 108 may comprise a DRAM die having a thickness of about 100 μm, the third set of conductive bumps 116 may have a thickness of about such as about 80 μm diameter bumps (about 60 μm collapsed). In contrast, if a substrate is used without a cavity, the third set of conductive bumps 116 may be required to have a larger size, such as about 150 μm, which may collapse to have a thickness of about 120 μm. The larger conductive balls 120 may have a diameter of about 250 μm. Thus, as a result of the cavity 224, the resulting package may have a total height H from the conductive balls 120 to a top surface of the first integrated circuit die 104 of about 0.87 mm, as compared to a total height of about 0.93 mm when using a substrate without a cavity.
The cavity 224 may optionally be filled with a thermal pad or gap filler material 226. The thermal pad 226 may be a conformable material suitable to fill the gap between the second integrated circuit die 108 and the substrate 112. The thermal pad 226 may be a thermally conductive material to conduct heat away from the second integrated circuit die. In an embodiment, the thermal pad 226 is formed of a Therm-A-Gap™ Gels or Interface Materials produced by Chomerics, div. of Parker Hannifin Corp. These materials may, for example, comprise an elastomer with metallic fillers. Other materials, such as a thermal interface material or a polymer may also be used.
In yet another embodiment, thermal vias 230 may be used as illustrated in
Referring first to
The dielectric layers 208 can be an oxide dielectric or other dielectric materials in which the interconnections 210 may be formed from a conductive material such as aluminum and copper. The interconnections 210 may include, for example, multiple layers of redistribution lines and vias interconnecting adjacent layers of redistribution lines. The interconnections may be formed, for example, of copper, nickel, aluminum, tungsten, titanium, combinations thereof, and/or the like.
The through substrate vias 214, when completed in subsequent processing steps, provide electrically conductive pathways between the contact pads 212 on a first side of the interposer 202 and a second side of the interposer 202, via the interconnections 210. The through substrate vias 214 may be formed by any appropriate method. For example, openings may be formed extending into the substrate 206 by, for example, one or more etching processes, milling, laser techniques, or the like. The openings may be lined with diffusion barrier layers, adhesion layers, isolation layers, and/or the like, and filled with a conductive material. The diffusion barrier layers, for example, may comprise one or more layers of TaN, Ta, TiN, Ti, CoW, or the like, and the conductive material may comprise, for example, copper, tungsten, aluminum, silver, combinations thereof, and/or the like, formed by an electro-chemical plating process, thereby forming the through substrate vias 214.
It should be noted that the interposer 202 illustrates an interposer prior to dicing to form separate packages. In
An optional underfill material 322 may be injected or otherwise formed in the space between the first dies 318 and the interposer 202. The underfill material 322 may, for example, comprise a liquid epoxy, deformable gel, silicon rubber, or the like, that is dispensed between the first dies 318 and the interposer 202, and then cured to harden. This underfill material 322 is used, among other things, to reduce cracking in the conductive bumps 320 and to protect the joints from contaminants.
After attaching the carrier substrate 424 to the interposer 202, a thinning process performed on a backside of the interposer 202 exposes the through substrate vias 214. The thinning process may be performed using an etching process and/or a planarization process, such as a chemical mechanical polishing (CMP) process. For example, initially a planarizing process, such as a CMP, may be performed to initially expose the liner of the through substrate vias 214. Thereafter, one or more wet etching processes having a high etch-rate selectivity between the material of the liner and the interposer 202 may be performed, thereby leaving the through substrate vias 214 protruding from the backside of the interposer 202 as illustrated in
After recessing the backside of the interposer 202, a protective layer 428, such as a spin-on glass (SOG) layer is formed. Thereafter, one or more etching steps may be performed to recess the protective layer 428 and to remove the liner, if present. The etching processes may have a high etch-rate selectivity between the material of the protective layer 428/liner and the material of the through substrate vias 214. It should be noted; however, that in other embodiments, the through substrate vias 214 may not protrude from the backside of the interposer 202; any suitable configuration of through substrate vias 214 and the associated interconnects may be used.
Next, as shown in
An optional underfill material 846 may be injected or otherwise formed in the space between second dies 842 and the interposer 202, similar to the underfill material 322 used between the first dies 318 and the interposer 202, to reduce cracking in the conductive bumps 740 and to protect the joints from contaminants. The underfill material 846 may, for example, comprise a liquid epoxy, deformable gel, silicon rubber, or the like, that is dispensed between second dies 842 and the interposer 202, and then cured to harden.
It has been found that embodiments such as those discussed above may reduce the stress between the dies and the substrate. It is believed that the reduction is due in part to the CTE mismatch being close to zero between the first die 318, the second die 842, and the interposer 202, particularly when a silicon interposer is being used. This type of configuration tends to thermally isolate the first die 318 and the second die 842 from the substrate 952. Furthermore, the connection between the substrate 952 and the interposer 202 is via conductive bumps 740, which are generally larger. Due to the large size, the stress is dispersed over a greater area, thereby creating a stronger joint.
It has also been found that embodiments such as those discussed above may reduce the operating temperature of the semiconductor device, particularly when both the thermal pad and thermal heat sink are used. For example,
In comparison,
While these results do not utilize a cavity as discussed above with reference to
Additionally, in some embodiments, the interposer 102 and the substrate 112 are connected by one or more interconnects 1302. The interconnects 1302 are formed from a conductive material such as copper, solder, aluminum, nickel, titanium, tungsten, gold, an alloy or another conductive material. The interconnects 1302 are formed, in some embodiments, by masking and plating, by stretching a reflowed material, by placing a solid stud, by forming a wirebond stud or another technique.
The interconnects 1302 are sized to permit a finer pitch, or smaller separation between the interconnects 1302 at a predetermined height, than a solder ball or bump. This is due to the higher aspect ratio, or height-to-width ratio, of the interconnects 1302, which is due to the interconnects 1302 being self-supporting. This is in contrast to a solder ball that relies on surface tension to give the solder ball height. The surface tension of a solder ball limits the achievable aspect ratio due to the viscosity of the solder when melted.
In some embodiments, one or more of the plurality of first integrated circuit dies 1202 extend past the edge of the interposer 102, with the overhanding portions of the first integrated circuit dies 1202 connected directly to the substrate 112 by way of tall interconnects outside the edges of the interposer.
It should be understood that
The first RDL 1604 is formed from one or more metal layers disposed in one or more respective dielectric layers, with lands or other exposed portions permitting attachment and electrical connection of conductive bumps. In some embodiments, the second set of conductive bumps 1606 are conductive microbumps with a height of about 25 μm or less. Additionally, the second set of conductive bumps 1606 are formed as described above with respect to
It has been discovered that the dies of the first integrated circuit dies 1202 can be arranged to provide contact points for the interconnects 1410 outside of the interposer 1616 so that the interposer 1616 can be formed without through vias. Additionally, the third set of conductive bumps 1608 contacts the substrate 112, providing direct electrical connection between the interposer 1616 and the substrate 112. Thus, the first integrated circuit dies 1312 are disposed between ones of the third set of conductive bumps 1608 and also between ones of the interconnects 1410. Additionally, the disclosed embodiments provide a more compact form factor with higher package density and improved heat dissipation. The interposer 1616 shields the first integrated circuit dies 1202 from the second integrated circuit dies 1312 resulting in less thermal crosstalk between the dies.
In some embodiments, the substrate has a cavity, and one or more of the first integrated circuit dies 1312 extends into the cavity 224. In some embodiments, a thermal pad 226 is disposed in the cavity 224 to transfer heat from the first integrated circuit dies 1312.
In some embodiments, a third molding compound 2202 is formed over the substrate 112 to encapsulate the first integrated circuit dies 1202, the interposer 1616 and the second integrated circuit dies 1312. In some embodiments, the third molding compound 2202 is an epoxy, such as a curing or thermal set epoxy, a polyimide, a resin, a resist, a tape, a resist, an oxide or nitride, or another material.
It has been discovered that the interconnects 1410 provide communication between the first integrated circuit dies 1202 and the substrate while avoiding communication through the body of the interposer 1616, permitting the interposer 1616 to be fabricated without through vias, lowering production costs. Additionally, separating the dies permits higher density packaging while eliminating thermal crosstalk between dies on opposing sides of the interposer 1616.
In some embodiments, the substrate has a cavity, and one or more of the first integrated circuit dies 1312 extends into the cavity 224. In some embodiments, a thermal pad 226 is disposed in the cavity 224 to transfer heat from the first integrated circuit dies 1312.
The first integrated circuit die 1202 is mounted on the top surface of the interposer 1616. The edges of the interposer 1616 extend beyond the edges of the first integrated circuit die 1202. A fan out structure 2304 is disposed over part of the interposer top surface, and extends past the edges of the interposer 1616. The fan-out structure 2304 is electrically connected to the interconnects 1410 and has one or more conductive bumps 1618 electrically connecting the first integrated circuit die 1202 to the fan-out structure 2304. The conductive bumps 1618 also electrically connect the first integrated circuit die 1202 to the top side of the interposer 1616. The fan-out structure 2304 is, in some embodiments, formed extending over a first molding compound 2302, with the interconnects 1410 extending through the first molding compound 2302 and connecting the fan-out structure 2304 to the substrate 112. A second molding compound 2306 is formed over the first molding compound 2302 to encapsulate the first integrated circuit die 1202 and the fan-out structure 2304. It has been discovered that the fan-out structure permits the first integrated circuit die 1202 to communicate with the substrate 112 outside of the interposer 1616, permitting the interposer 1616 to be formed without through vias.
The interconnect plating process of block 2506 comprises forming a seed layer over a carrier in block 2508. A film mask is applied on the carrier and over the seed layer in block 2510. The film mask is patterned in block 2512. Interconnects are plated in openings in the patterned film mask in block 2514. The plated interconnects are mounted to the first integrated circuit dies in block 2516.
The interconnect reflow/stretching process of block 2506b comprises forming interconnects on a carrier in block 2518. The interconnects are mounted to the first integrated circuit dies in block 2520. The interconnects are heated until they reflow and are stretched in block 2522.
Although the present disclosure and its advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods, and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Embodiments discussed herein provide a 3D semiconductor package using an interposer.
In accordance with an embodiment, an interposer is provided having a first die electrically coupled to a first side of the interposer and a second die electrically coupled to a second side of the interposer. Conductive bumps on the interposer electrically couple the interposer to a substrate, which may be a packaging substrate, a high-density interconnect, a printed circuit board, or the like. The substrate has a cavity such that the second die, which is electrically coupled to the interposer, is positioned within the cavity. The use of a cavity may allow smaller conductive bumps to be used, thereby allowing a higher number of conductive bumps to be used. A thermal pad may be placed within the cavity and/or the substrate may comprise a heat conductive pad to aid in the dissipation of the heat from the second die.
According to an embodiment, a method of forming a device comprises mounting a plurality of first interconnects on one or more first integrated circuit dies. One or more second integrated circuit dies are mounted on a first side of an interposer. The interposer is mounted to at a second side to the first integrated circuit dies, the plurality of first interconnects disposed outside of the interposer. The interposer is mounted to a first side of a substrate by attaching the first interconnects to the substrate, the substrate in signal communication with one or more of the first integrated circuit dies through the first interconnects.
According to another embodiment, a method of forming a device comprises forming one or more first interconnects on one or more first integrated circuit dies. One or more second integrated circuit dies are mounted on a first redistribution line (RDL) structure disposed at a first side of an interposer and a second RDL is formed on the interposer, the second RDL separated from the first RDL by a middle layer. The interposer is mounted on the one or more first integrated circuit dies by attaching the one or more first integrated circuit dies to a first surface of the second RDL. The interposer is mounted on a substrate by attaching a first end of each of the one or more first interconnects to the substrate, a second end of each of the one or more first interconnects extending past the middle layer, the first RDL nearer the substrate than the second RDL. The substrate is in signal communication with at least one of the one or more first integrated circuit dies through the one or more first interconnects.
According to an embodiment, a device comprises an interposer having a first redistribution line (RDL) structure disposed at a first side and a second RDL disposed at a second side opposite the first side, the first RDL separated from the second RDL by a middle layer. One or more first integrated circuit dies are disposed on the second RDL and one or more second integrated circuit dies are disposed on the first RDL. A substrate is disposed under the interposer, the first RDL closer to the substrate than the second RDL. One or more first interconnects are disposed outside of the interposer, each of the one or more first interconnects having a first end attached to the substrate and a second end extending past the middle layer, the substrate in signal communication with the one or more first integrated circuit dies by way of the one or more first interconnects. One or more first connectors are disposed between, and electrically connected to, the interposer and second integrated circuit dies. One or more second connectors are disposed between and electrically connecting the first RDL and the substrate.
According to an embodiment, a device comprises a substrate having a top surface, and an interposer over the top surface of the substrate and having a first major surface facing the substrate. The interposer has a first redistribution line (RDL) disposed at the first major surface thereof and a second RDL disposed at a second major surface thereof opposite the first major surface. A first integrated circuit die is mounted to the second RDL, and a second integrated circuit die is mounted to the first RDL. An interconnect extending outside a periphery of the interposer electrically connects the substrate to the first integrated circuit die. A first connector electrically connects the interposer and the second integrated circuit die, and a second connector electrically connects the first RDL and the substrate.
According to an embodiment, a device comprises a substrate having a top surface, and an interposer over the top surface of the substrate, wherein the interposer is connected to the substrate by a first plurality of connectors. A first integrated circuit die is connected to a first side of the interposer by a second plurality of connectors, and a second integrated circuit die is connected to a second side of the interposer opposite the first side by a third plurality of connectors and is connected to the substrate by a fourth plurality of connectors.
According to an embodiment, a device comprises a substrate having a top surface. An interposer is over the top surface of the substrate and is connected to the substrate by first interconnects. A first integrated circuit die is connected to a first side of the interposer by first connectors. A second integrated circuit die is connected to a second side of the interposer opposite the first side by second connectors. The second integrated circuit die has a smaller footprint than the interposer. A fan-out structure is disposed over a top surface of the interposer and extends beyond outermost edges of the interposer. The fan-out structure is electrically connected to second interconnects, and the second interconnects are in contact with the top surface of the substrate.
One general aspect of embodiments disclosed herein includes a device, including: a substrate having a top surface; an interposer over the top surface of the substrate, the interposer being connected to the substrate by first interconnects; a first integrated circuit die connected to a first side of the interposer by first connectors; a second integrated circuit die connected to a second side of the interposer opposite the first side by second connectors, the second integrated circuit die having a smaller footprint than the interposer; and a fan-out structure disposed over a top surface of the interposer and extending beyond outermost edges of the interposer, where the fan-out structure is electrically connected to second interconnects, the second interconnects in contact with the top surface of the substrate.
Another general aspect of embodiments disclosed herein includes a device including: a substrate; an interposer on the substrate; a first integrated circuit mounted on a first major surface of the substrate and a second integrated circuit mounted on a second major surface of the interposer, the second major surface being opposite the first major surface; a fan-out structure on the second major surface of the interposer, the fan-out structure extending beyond an outer periphery of the second major surface of the interpose; a first interconnect electrically connecting one end of the fan-out structure to the second integrated circuit; and a second interconnect electrically connecting another end of the fan-out structure to the substrate.
Yet another general aspect of embodiments disclosed herein includes a device including: a substrate having a cavity in a top surface thereof; a first integrated circuit die mounted within the cavity; an interposer having a bottom surface mounted to the first integrated circuit die; a second integrated circuit die mounted to a top surface of the interposer, where a length of the second integrated circuit die in a first direction is less than a length of the interposer in the first direction; a fan-out structure on the top surface of the interposer, the fan-out structure extending beyond an outer periphery of the interposer; a first conductive bump having a first height and connecting the second integrated circuit to the interposer; a second conductive bump having a second height less than the first height and connecting the second integrated circuit to the fan-out structure; a first interconnect having a first height and connecting the fan-out structure to the substrate; and a second interconnect having a second height less than the first height and connecting the interposer to the substrate.
Other embodiments are disclosed.
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
This application is a divisional of U.S. patent application Ser. No. 15/154,770, filed May 13, 2016 and entitled “3D Semiconductor Package Interposer With Die Cavity,” which is a continuation of U.S. patent application Ser. No. 14/249,637, filed Apr. 10, 2014, now U.S. Pat. No. 9,385,095 issued on Jul. 5, 2016, and entitled “3D Semiconductor Package Interposer With Die Cavity,” which is a continuation-in-part of U.S. patent application Ser. No. 13/899,815, filed May 22, 2013, now U.S. Pat. No. 8,865,521 issued on Oct. 21, 2014, and titled “3D Semiconductor Package Interposer with Die Cavity,” which is a divisional of U.S. application Ser. No. 12/813,212 filed on Jun. 10, 2010, now U.S. Pat. No. 8,519,537 issued on Aug. 27, 2013, and titled “3D Semiconductor Package Interposer with Die Cavity,” which claims the benefit of U.S. Provisional Application No. 61/308,561, filed Feb. 26, 2010, and titled “3D Semiconductor Device Using An Interposer,” all of which applications are hereby incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4728751 | Canestaro et al. | Mar 1988 | A |
4811082 | Jacobs et al. | Mar 1989 | A |
4990462 | Sliwa, Jr. | Feb 1991 | A |
5075253 | Sliwa, Jr. | Dec 1991 | A |
5380681 | Hsu | Jan 1995 | A |
5481133 | Hsu | Jan 1996 | A |
5818404 | Lebby et al. | Oct 1998 | A |
5895978 | Palagonia | Apr 1999 | A |
6002177 | Gaynes et al. | Dec 1999 | A |
6025648 | Takahashi et al. | Feb 2000 | A |
6187678 | Gaynes et al. | Feb 2001 | B1 |
6229216 | Ma et al. | May 2001 | B1 |
6236115 | Gaynes et al. | May 2001 | B1 |
6271059 | Bertin et al. | Aug 2001 | B1 |
6271469 | Ma et al. | Aug 2001 | B1 |
6279815 | Correia et al. | Aug 2001 | B1 |
6355501 | Fung et al. | Mar 2002 | B1 |
6434016 | Zeng et al. | Aug 2002 | B2 |
6448661 | Kim et al. | Sep 2002 | B1 |
6461895 | Liang et al. | Oct 2002 | B1 |
6562653 | Ma et al. | May 2003 | B1 |
6570248 | Ahn et al. | May 2003 | B1 |
6600222 | Levardo | Jul 2003 | B1 |
6603072 | Foster et al. | Aug 2003 | B1 |
6607938 | Kwon et al. | Aug 2003 | B2 |
6661085 | Kellar et al. | Dec 2003 | B2 |
6762076 | Kim et al. | Jul 2004 | B2 |
6790748 | Kim et al. | Sep 2004 | B2 |
6791195 | Urushima | Sep 2004 | B2 |
6879041 | Yamamoto et al. | Apr 2005 | B2 |
6887769 | Kellar et al. | May 2005 | B2 |
6908565 | Kim et al. | Jun 2005 | B2 |
6908785 | Kim | Jun 2005 | B2 |
6924551 | Rumer et al. | Aug 2005 | B2 |
6943067 | Greenlaw | Sep 2005 | B2 |
6946384 | Kloster et al. | Sep 2005 | B2 |
6975016 | Kellar et al. | Dec 2005 | B2 |
7037804 | Kellar et al. | May 2006 | B2 |
7056807 | Kellar et al. | Jun 2006 | B2 |
7087538 | Staines et al. | Aug 2006 | B2 |
7098542 | Hoang et al. | Aug 2006 | B1 |
7151009 | Kim et al. | Dec 2006 | B2 |
7157787 | Kim et al. | Jan 2007 | B2 |
7215033 | Lee et al. | May 2007 | B2 |
7217994 | Zhu et al. | May 2007 | B2 |
7276799 | Lee et al. | Oct 2007 | B2 |
7279795 | Periaman et al. | Oct 2007 | B2 |
7307005 | Kobrinsky et al. | Dec 2007 | B2 |
7317256 | Williams et al. | Jan 2008 | B2 |
7320928 | Kloster et al. | Jan 2008 | B2 |
7345350 | Sinha | Mar 2008 | B2 |
7402442 | Condorelli et al. | Jul 2008 | B2 |
7402515 | Arana et al. | Jul 2008 | B2 |
7410884 | Ramanathan et al. | Aug 2008 | B2 |
7432592 | Shi et al. | Oct 2008 | B2 |
7443030 | Muthukumar et al. | Oct 2008 | B2 |
7494845 | Hwang et al. | Feb 2009 | B2 |
7528494 | Furukawa et al. | May 2009 | B2 |
7531890 | Kim | May 2009 | B2 |
7557597 | Anderson et al. | Jul 2009 | B2 |
7576435 | Chao | Aug 2009 | B2 |
7632719 | Choi et al. | Dec 2009 | B2 |
7659632 | Tsao et al. | Feb 2010 | B2 |
7834450 | Kang | Nov 2010 | B2 |
7928582 | Hutto | Apr 2011 | B2 |
8063654 | Rahman et al. | Nov 2011 | B2 |
8164171 | Lin et al. | Aug 2012 | B2 |
8284561 | Su et al. | Oct 2012 | B2 |
8361842 | Yu et al. | Jan 2013 | B2 |
8519537 | Jeng et al. | Aug 2013 | B2 |
8680647 | Yu et al. | Mar 2014 | B2 |
8703542 | Lin et al. | Apr 2014 | B2 |
8759964 | Pu et al. | Jun 2014 | B2 |
8778738 | Lin et al. | Jul 2014 | B1 |
8785299 | Mao et al. | Jul 2014 | B2 |
8796846 | Lin et al. | Aug 2014 | B2 |
8803306 | Yu et al. | Aug 2014 | B1 |
8803332 | Lee et al. | Aug 2014 | B2 |
8809996 | Chen et al. | Aug 2014 | B2 |
8829676 | Yu et al. | Sep 2014 | B2 |
8865521 | Jeng et al. | Oct 2014 | B2 |
8877554 | Tsai et al. | Nov 2014 | B2 |
8896109 | Pagaila et al. | Nov 2014 | B2 |
8933551 | Chang et al. | Jan 2015 | B2 |
8970023 | Chou et al. | Mar 2015 | B2 |
9564416 | Hou et al. | Feb 2017 | B2 |
9653442 | Yu et al. | May 2017 | B2 |
20020003232 | Ahn et al. | Jan 2002 | A1 |
20020003297 | Smola et al. | Jan 2002 | A1 |
20020081755 | Degani et al. | Jun 2002 | A1 |
20030035270 | Shieh et al. | Feb 2003 | A1 |
20040056344 | Ogawa et al. | Mar 2004 | A1 |
20040245608 | Huang et al. | Dec 2004 | A1 |
20050009259 | Farnworth | Jan 2005 | A1 |
20050104196 | Kashiwazaki | May 2005 | A1 |
20060113653 | Xiaoqi et al. | Jun 2006 | A1 |
20060145328 | Hsu | Jul 2006 | A1 |
20060249828 | Hong | Nov 2006 | A1 |
20070196953 | Fasano et al. | Aug 2007 | A1 |
20070289127 | Hurwitz et al. | Dec 2007 | A1 |
20070290319 | Kim | Dec 2007 | A1 |
20080116589 | Li et al. | May 2008 | A1 |
20080150125 | Braunisch et al. | Jun 2008 | A1 |
20080157316 | Yang | Jul 2008 | A1 |
20080185713 | Dani et al. | Aug 2008 | A1 |
20080185719 | Cablao et al. | Aug 2008 | A1 |
20080248610 | Chew et al. | Oct 2008 | A1 |
20080265434 | Kurita | Oct 2008 | A1 |
20080272477 | Do et al. | Nov 2008 | A1 |
20080283992 | Palaniappan et al. | Nov 2008 | A1 |
20080315372 | Kuan et al. | Dec 2008 | A1 |
20090065927 | Meyer | Mar 2009 | A1 |
20090121326 | Kim et al. | May 2009 | A1 |
20090186446 | Kwon et al. | Jul 2009 | A1 |
20090230531 | Do et al. | Sep 2009 | A1 |
20090243065 | Sugino et al. | Oct 2009 | A1 |
20090309212 | Shim et al. | Dec 2009 | A1 |
20090321921 | Hwang | Dec 2009 | A1 |
20100019370 | Pressel et al. | Jan 2010 | A1 |
20100052135 | Shim et al. | Mar 2010 | A1 |
20100102428 | Lee et al. | Apr 2010 | A1 |
20100244219 | Pagaila et al. | Sep 2010 | A1 |
20100276787 | Yu et al. | Nov 2010 | A1 |
20100314749 | Kurita | Dec 2010 | A1 |
20110024888 | Pagaila et al. | Feb 2011 | A1 |
20110068444 | Chi | Mar 2011 | A1 |
20110193221 | Hu et al. | Aug 2011 | A1 |
20110210444 | Jeng et al. | Sep 2011 | A1 |
20110241192 | Ding et al. | Oct 2011 | A1 |
20110278732 | Yu et al. | Nov 2011 | A1 |
20110285005 | Lin et al. | Nov 2011 | A1 |
20110291288 | Wu et al. | Dec 2011 | A1 |
20110304999 | Yu et al. | Dec 2011 | A1 |
20120049352 | Kang et al. | Mar 2012 | A1 |
20120286407 | Choi et al. | Nov 2012 | A1 |
20130026468 | Yoshimuta et al. | Jan 2013 | A1 |
20130062760 | Hung et al. | Mar 2013 | A1 |
20130062761 | Lin et al. | Mar 2013 | A1 |
20130075903 | Pagaila et al. | Mar 2013 | A1 |
20130082364 | Wang et al. | Apr 2013 | A1 |
20130093097 | Yu et al. | Apr 2013 | A1 |
20130119533 | Chen et al. | May 2013 | A1 |
20130168848 | Lin et al. | Jul 2013 | A1 |
20130182402 | Chen et al. | Jul 2013 | A1 |
20130200529 | Lin et al. | Aug 2013 | A1 |
20130203215 | Hung et al. | Aug 2013 | A1 |
20130214426 | Zhao et al. | Aug 2013 | A1 |
20130249532 | Lin et al. | Sep 2013 | A1 |
20130252378 | Jeng et al. | Sep 2013 | A1 |
20130307140 | Huang et al. | Nov 2013 | A1 |
20140091473 | Len et al. | Apr 2014 | A1 |
20140131858 | Pan et al. | May 2014 | A1 |
20140203429 | Yu et al. | Jul 2014 | A1 |
20140210101 | Lin et al. | Jul 2014 | A1 |
20140217610 | Jeng et al. | Aug 2014 | A1 |
20140225222 | Yu et al. | Aug 2014 | A1 |
20140252646 | Hung et al. | Sep 2014 | A1 |
20140252647 | Huang et al. | Sep 2014 | A1 |
20140264930 | Yu et al. | Sep 2014 | A1 |
20140353823 | Park et al. | Dec 2014 | A1 |
20150235915 | Liang et al. | Aug 2015 | A1 |
20150235936 | Yu et al. | Aug 2015 | A1 |
20150235989 | Yu et al. | Aug 2015 | A1 |
20150235990 | Cheng et al. | Aug 2015 | A1 |
20150235993 | Cheng et al. | Aug 2015 | A1 |
20160240508 | Hou et al. | Aug 2016 | A1 |
20170229432 | Lin et al. | Aug 2017 | A1 |
20170338177 | Lin et al. | Nov 2017 | A1 |
20170345788 | Pan et al. | Nov 2017 | A1 |
Number | Date | Country |
---|---|---|
2008103536 | May 2008 | JP |
4339309 | Oct 2009 | JP |
20090028687 | Mar 2009 | KR |
20090122277 | Nov 2009 | KR |
20100119507 | Nov 2010 | KR |
20120019091 | Mar 2012 | KR |
20130077031 | Jul 2013 | KR |
Entry |
---|
Kurita, Y. et al., “SMAFTI Packaging Technology for New Interconnect Hierarchy”, IEEE, NEC Electronics Corporation Sagamihara, Kanagawa, 229-1198, Japan, 2009, pp. 220-222. |
Kurita, Yoichiro et al., “SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory”, Innovative Common Technologies to Support State-of-the-Art Products, pp. 52-56. |
Motohashi, N. et al., “SMAFTI Package with Planarized Multilayer Interconnects”, IEEE, Electronic Components and Technology Conference, 2009, pp. 599-606. |
Ranganathan, N. et al., “Integration of High Aspect Ratio Tapered Silicon Via for Through-Silicon Interconnection,” 58th Electronic Components and Technology Conference, ECTC 2008., May 2008, pp. 859-865, IEEE, Lake Buena Vista, Florida, United States. |
Number | Date | Country | |
---|---|---|---|
20180026008 A1 | Jan 2018 | US |
Number | Date | Country | |
---|---|---|---|
61308561 | Feb 2010 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15154770 | May 2016 | US |
Child | 15722983 | US | |
Parent | 12813212 | Jun 2010 | US |
Child | 13899815 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 14249637 | Apr 2014 | US |
Child | 15154770 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13899815 | May 2013 | US |
Child | 14249637 | US |